- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382382 > PCF8576U (NXP SEMICONDUCTORS) Universal LCD driver for low multiplex rates PDF資料下載
參數(shù)資料
| 型號： | PCF8576U |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示驅(qū)動器 |
| 英文描述： | Universal LCD driver for low multiplex rates |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, UUC56 |
| 封裝： | DIE |
| 文件頁數(shù)： | 19/40頁 |
| 文件大?。?/td> | 243K |
| 代理商： | PCF8576U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1998 Feb 06
19
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8576
7
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for bidirectional, two-line communication
between different ICs or modules. The two lines are a
serial data line (SDA) and a serial clock line (SCL). Both
lines must be connected to a positive supply via a pull-up
resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not
busy.
7.1
Bit transfer
(see Fig.12)
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line
at this time will be interpreted as a control signal.
7.2
START and STOP conditions
(see Fig.13)
Both data and clock lines remain HIGH when the bus is not
busy. A HIGH-to-LOW transition of the data line, while the
clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the STOP condition (P).
7.3
System configuration
(see Fig.14)
A device generating a message is a ‘transmitter’, a device
receiving a message is the ‘receiver’. The device that
controls the message is the ‘master’ and the devices which
are controlled by the master are the ‘slaves’.
7.4
Acknowledge
(see Fig.15)
The number of data bytes transferred between the START
and STOP conditions from transmitter to receiver is
unlimited. Each byte of eight bits is followed by an
acknowledge bit. The acknowledge bit is a HIGH level
signal put on the bus by the transmitter during which time
the master generates an extra acknowledge related clock
pulse. A slave receiver which is addressed must generate
an acknowledge after the reception of each byte. Also a
master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the
slave transmitter. The device that acknowledges must
pull-down the SDA line during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse (set-up and
hold times must be taken into consideration). A master
receiver must signal an end of data to the transmitter by
not generating an acknowledge on the last byte that has
been clocked out of the slave. In this event the transmitter
must leave the data line HIGH to enable the master to
generate a STOP condition.
7.5
PCF8576 I
2
C-bus controller
The PCF8576 acts as an I
2
C-bus slave receiver. It does
not initiate I
2
C-bus transfers or transmit data to an I
2
C-bus
master receiver. The only data output from the PCF8576
are the acknowledge signals of the selected devices.
Device selection depends on the I
2
C-bus slave address,
on the transferred command data and on the hardware
subaddress.
In single device application, the hardware subaddress
inputs A0, A1 and A2 are normally connected to V
SS
which
defines the hardware subaddress 0. In multiple device
applications A0, A1 and A2 are connected to V
SS
or V
DD
in
accordance with a binary coding scheme such that no two
devices with a common I
2
C-bus slave address have the
same hardware subaddress.
In the power-saving mode it is possible that the PCF8576
is not able to keep up with the highest transmission rates
when large amounts of display data are transmitted. If this
situation occurs, the PCF8576 forces the SCL line to LOW
until its internal operations are completed. This is known
as the ‘clock synchronization feature’ of the I
2
C-bus and
serves to slow down fast transmitters. Data loss does not
occur.
7.6
Input filters
To enhance noise immunity in electrically adverse
environments, RC low-pass filters are provided on the
SDA and SCL lines.
7.7
I
2
C-bus protocol
Two I
2
C-bus slave addresses (0111000 and 0111001) are
reserved for the PCF8576. The least significant bit of the
slave address that a PCF8576 will respond to is defined by
the level connected at its input pin SA0. Therefore, two
types of PCF8576 can be distinguished on the same
I
2
C-bus which allows:
Up to 16 PCF8576s on the same I
2
C-bus for very large
LCD applications
The use of two types of LCD multiplex on the same
I
2
C-bus.
The I
2
C-bus protocol is shown in Fig.16. The sequence is
initiated with a START condition (S) from the I
2
C-bus
master which is followed by one of the two PCF8576 slave
addresses available. All PCF8576s with the corresponding
SA0 level acknowledge in parallel with the slave address
but all PCF8576s with the alternative SA0 level ignore the
whole I
2
C-bus transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF8577C | LCD direct/duplex driver with I2C-bus interface |
| PCF8577CP | LCD direct/duplex driver with I2C-bus interface |
| PCF8591 | 8-bit A/D and D/A converter |
| PCA8591 | 8-bit A/D and D/A converter |
| PCA8591P | 8-bit A/D and D/A converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8576U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8576U/12 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8576U/2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8576U/5 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8576U/7 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。