- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367818 > PCF8533 (NXP Semiconductors N.V.) Universal LCD driver for low multiplex rates PDF資料下載
參數(shù)資料
| 型號： | PCF8533 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal LCD driver for low multiplex rates |
| 中文描述： | 通用LCD驅(qū)動器的低復(fù)用率 |
| 文件頁數(shù)： | 14/36頁 |
| 文件大小： | 158K |
| 代理商： | PCF8533 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1999 Jul 30
14
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8533
When display data is transmitted to the PCF8533 the
display bytes received are stored in the display RAM in
accordance with the selected LCD drive mode. The data is
stored as it arrives and does not wait for the acknowledge
cycle as with the commands. Depending on the current
mux mode data is stored singularly, in pairs, triplets or
quadruplets.e.g.in1 : 2muxmodetheRAMdataisstored
every second bit. To illustrate the filling order, an example
of a 7-segment numeric display showing all drive modes is
given in Fig.9; the RAM filling organization depicted
applies equally to other LCD types. With reference to
Fig.9, in the static drive mode the eight transmitted data
bits are placed in bit 0 of eight successive display RAM
addresses. In the 1 : 2 multiplex drive mode the eight
transmitted data bits are placed in bits 0 and 1 of four
successive display RAM addresses.
In the 1 : 3 multiplex drive mode these bits are placed in
bits 0, 1 and 2 of three successive addresses, with bit 2 of
the third address left unchanged. This last bit may, if
necessary, be controlled by an additional transfer to this
address but care should be taken to avoid overriding
adjacent data because full bytes are always transmitted.
In the 1 : 4 multiplex drive mode the eight transmitted data
bits are placed in bits 0, 1, 2 and 3 of two successive
display RAM addresses.
Table 3
LCD frame frequencies
FRAME FREQUENCY
NOMINAL FRAME
FREQUENCY (Hz)
64
f
--24
Fig.8
Display RAM bit map showing direct relationship between display RAM addresses and segment outputs,
and between bits in a RAM word and backplane outputs.
handbook, full pagewidth
0
0
1
2
3
1
2
3
4
75
76
77
78
79
display RAM addresses (rows) / segment outputs (S)
display RAM bits
(columns) /
backplane outputs
(BP)
MGL750
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF8535 | 65 x 133 pixel matrix driver |
| PCF8535U | 65 x 133 pixel matrix driver |
| PCF8548 | 65 x 102 pixels matrix LCD driver |
| PCF8549 | 65 x 102 pixels matrix LCD driver |
| PCF8549U | 65 x 102 pixels matrix LCD driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8533U | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8533U/2/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8533U/2/F2,026 | 功能描述:IC LCD DRIVER UNIV UNCASED DIE RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A |
| PCF8533U/2/F2026 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| PCF8533U/2/F2028 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。