參數(shù)資料
型號: PCD3316T
廠商: NXP SEMICONDUCTORS
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Caller-ID on Call Waiting CIDCW receiver
中文描述: SPECIALTY TELECOM CIRCUIT, PDSO16
封裝: 7.50 MM, PLASTIC, SOT-162-1, SO-16
文件頁數(shù): 7/30頁
文件大?。?/td> 534K
代理商: PCD3316T
Philips Semiconductors
PCD3316
CIDCW receiver
Product specification
11 March 1999
7 of 30
9397 750 04824
Philips Electronics N.V. 1999. All rights reserved.
Unetited
The 32.768 kHz clock signal must be available. The LOW-BAT Indication bit does not
generate interrupts, thus the bit should be polled.
7.6 Level detect
When the input signal level on the FSK or the CAS input (the one that is selected) is
below a threshold of typically
40 dBm, the Low Level Status bit will be set (Interrupt
register, bit 4). The level detector can be used to observe a carrier loss during FSK
transmission and to detect the ‘Idle State Tone Alert Signal’ for British Telecom. The
signal power on the input can be monitored by polling the register bit since it will not
generate an interrupt. Signal power is measured in a frequency band corresponding
to the selected operation mode, FSK (1000 to 2200 Hz) or CAS (2000 to 2800 Hz).
The Low Level Status bit will be updated every 8 ms. When FSK and CAS are both
disabled the signal level on the FSK input is measured. The 32.768 kHz clock signal
must be available.
7.7 Time base
The 32.768 kHz oscillator is used to generate either a 1 second or a 1 minute
interrupt signal. If the TB on/off bit is set (Mode register 2, bit 6) every second or
minute an interrupt is generated and MIN Interrupt and/or SEC Interrupt bits
(Interrupt register, bit 7 and 6) are set. After reading the Interrupt register the interrupt
The SEC/MIN (Mode register 2, bit 5) selects whether every second (SEC/MIN is set)
or every minute (SEC/MIN is cleared) an interrupt is generated. All possible
selections are shown in
Table 3
. Resetting bit TB on/off in Mode register 2 (bit 6) will
only disable time base interrupts, and the 32.768 kHz oscillator will continue to run.
7.8 Interrupt
The interrupt request output (IRQ) is active HIGH by default. The polarity of the IRQ
output can be made active LOW by the INT Polarity HIGH/LOW bit (Mode register 1,
bit 3). The IRQ pin is in 3-state when not active, so an external pull-up or pull-down
resistor is required. The interrupt cause is indicated by the flags in the Interrupt
register. Interrupt flags are set by hardware but must be reset by software. All flags of
the Interrupt register are reset when the register is read via I
2
C-bus interface.
The IRQ pin is deactivated at the positive edge of SCL which reads the first data bit of
the Interrupt register. The IRQ pin will stay inactive for one SCL cycle. IRQ can
handle a next interrupt after the next positive edge of SCL.
[1]
X = don’t care.
Table 3:
Mode register 2 (CIDMD2)
TB on/off
(CIDMD2.6)
0
1
1
Selection of interrupt modes
Interrupt register (CIDINT)
MIN Interrupt
(CIDINT.7)
0
1
1
Interrupt
SEC/MIN
(CIDMD2.5)
X
[1]
SECInterrupt
(CIDINT.6)
0
0
1
no time base interrupt (time base is reset)
every minute an interrupt is generated; no second interrupt
every second an interrupt is generated; every minute an
interrupt is generated
0
1
相關(guān)PDF資料
PDF描述
PCD3330-1 Multistandard repertory dialler/ringer with EEPROM
PCD3330-1P Multistandard repertory dialler/ringer with EEPROM
PCD3330-1T Multistandard repertory dialler/ringer with EEPROM
PCD3354AH 8-bit microcontrollers with DTMF generator and 256 bytes EEPROM
PCA3354CH 8-bit microcontrollers with DTMF generator and 256 bytes EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCD3316TD-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Caller Number ID Circuit
PCD3320CD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer
PCD3321CD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer
PCD3322CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer
PCD3324CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer