- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382379 > PCD3316T (NXP SEMICONDUCTORS) Caller-ID on Call Waiting CIDCW receiver PDF資料下載
參數(shù)資料
| 型號： | PCD3316T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通信及網絡 |
| 英文描述： | Caller-ID on Call Waiting CIDCW receiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO16 |
| 封裝： | 7.50 MM, PLASTIC, SOT-162-1, SO-16 |
| 文件頁數(shù)： | 6/30頁 |
| 文件大小： | 534K |
| 代理商： | PCD3316T |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Philips Semiconductors
PCD3316
CIDCW receiver
Product specification
11 March 1999
6 of 30
9397 750 04824
Philips Electronics N.V. 1999. All rights reserved.
voltage generator. The voltage levels on the two polarity comparator inputs, POL0
and POL1, are compared with the reference voltage V
ref
. If POL0 < V
ref
or
POL1 > V
ref
, POL0 and POL1 (Status register, bit 7 and 6) are set respectively and
reset if POL0 > V
ref
and POL1 < V
ref
. Every time the POL0 status bit changes from
logic 1 to logic 0, a POL0 interrupt is generated. Every time the POL1 status bit
changes from logic 0 to logic 1, a POL1 interrupt is generated.
The FSK-OVR Error bit (Status register, bit 3) indicates that a previous byte is lost
due to an overrun. The FSK-FRM Error bit (Status register, bit 2) indicates an
incorrect start- or stop-bit. These frame errors indicate that there are synchronization
problems. The on-chip level detector can be used to detect a carrier loss during FSK
transmission. FSK data can be rejected when the signal level is below the reference
level, this to avoid that noise is interpreted as data (Interrupt register, bit 4 is logic 1).
7.4 Ring or polarity change detector
For ring and polarity change detection two comparators are available in the
The period time of a POL1-POL0-POL1 sequence is available in the Ringer period
register. It is preset to 255 on power-on and updated every time a POL1 interrupt is
generated. The sequence is:
1. Power-on: Ringer period register = 255
2. First POL1 interrupt: Ringer period register = 255
3. First POL1 interrupt after a POL0 interrupt: Ringer period register = new time
4. First POL1 interrupt after more than
255
2048
s: Ringer period register = 255.
The period is given in multiples of
1
2048
s. The maximum value is 255.
The POL1-POL0-POL1 sequence is recognized when one or more POL1 interrupts
are generated followed by one or more POL0 interrupts, followed by a POL1 interrupt.
The 32.768 kHz clock is needed for the generation of a polarity interrupt.
7.5 Low battery detection
The low battery voltage detection input (pin LOWBAT) is connected to the positive
input of a comparator. The negative input is connected to the internal reference
voltage. If the voltage on the LOWBAT input pin is less than the reference voltage V
ref
,
the LOW-BAT Indication (Status register, bit 5) is set. If the LOWBAT input rises
above V
ref
again, the LOW-BAT Indication is cleared.
Fig 4.
IRQ generation after reading a valid data byte.
handbook, full pagewidth
MBH981
START
IRQ
read by
serial interface
D0
D1
D2
D3
D4
D5
D6
D7
STOP
相關PDF資料 |
PDF描述 |
|---|---|
| PCD3330-1 | Multistandard repertory dialler/ringer with EEPROM |
| PCD3330-1P | Multistandard repertory dialler/ringer with EEPROM |
| PCD3330-1T | Multistandard repertory dialler/ringer with EEPROM |
| PCD3354AH | 8-bit microcontrollers with DTMF generator and 256 bytes EEPROM |
| PCA3354CH | 8-bit microcontrollers with DTMF generator and 256 bytes EEPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCD3316TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Caller Number ID Circuit |
| PCD3320CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
| PCD3321CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
| PCD3322CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
| PCD3324CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
發(fā)布緊急采購，3分鐘左右您將得到回復。