- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365350 > PC87410 (National Semiconductor Corporation) PC87410 PCI-IDE Interface Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | PC87410 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PC87410 PCI-IDE Interface Controller |
| 中文描述： | PC87410的PCI - IDE接口控制器 |
| 文件頁(yè)數(shù)： | 1/16頁(yè) |
| 文件大?。?/td> | 197K |
| 代理商： | PC87410 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
TL/F/12073
P
October 1994
PC87410 PCI-IDE Interface Controller
General Description
The PCI-IDE Interface Controller is designed to interface the
IDE drive directly onto the PCI bus. It provides write posting
and read pre-fetches, allowing the CPU to run concurrently
with IDE cycles. It connects IDE drIves ‘‘gluelessly’’ into the
PCI bus and supports faster ATA devices using modes 1, 2
and 3 through PIO accesses. It supports dual IDE channels
for up to four drives, and works seamlessly with the National
Semiconductor’s SuperI/O
TM
family of products.
A full suite of software drives included with device are fully
tested with DOS 5.0–6.x, Windows 3.x–4.x, Windows NT,
OS/2 2.x, Novell Netware 3.1x–4.x, and SCO UNIX 3.x.
Key Features
Y
Fully compatible with PCI specifications rev 2.0 (April,
1993)
Y
Programmable Base Address registers
Y
Interfaces with the 32 bits PCI local bus to IDE drives
Y
Support IDE PIO timing mode 0, 1, 2 of ANSI ATA
specifications
Y
Support Mode 3 (11 MB/s) timing proposal on en-
hanced IDE (IDE-2 or ATA-2) specifications
Y
Two IDE-2 channel supported (each channel supports 2
devices)
Y
Supports primary IDE or secondary IDE address
Y
16-Byte FIFO provide 4-level Posted Write and Read
ahead buffers per channel for concurrent system
operation
Y
Programmable command and recovery timing for reads
and writes per channel
Y
Independent timings for command registers and data
registers
Y
Slew rate controlled output directly interface with IDE
devices
Y
Supports either IRQ14/15 or INTA
Y
/B
Y
Y
Hardware and Software chip enable/disable capability
Y
100 pin PQFP package, NO other glue logic needed
and 12 mA transceivers are built in
Block Diagram
TL/F/12073–1
TRI-STATE
é
is a registered trademark of National Semiconductor Corporation.
SuperI/O
TM
is a trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
RRD-B30M75/Printed in U. S. A.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC87410VLK | PC87410 PCI-IDE Interface Controller |
| PC87413 | LPC ServerI/O for Servers and Workstations |
| PC87414 | LPC ServerI/O for Servers and Workstations |
| PC87416 | LPC ServerI/O for Servers and Workstations |
| PC87417 | LPC ServerI/O for Servers and Workstations |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87414 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87415 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。