參數(shù)資料
型號: PC107AMGHU100LC
廠商: ATMEL CORP
元件分類: 外設(shè)及接口
英文描述: PCI Bridge Memory Controller
中文描述: MULTIFUNCTION PERIPHERAL, CBGA503
封裝: 33 X 33 MM, HITCE, CERAMIC, BGA-503
文件頁數(shù): 24/50頁
文件大小: 453K
代理商: PC107AMGHU100LC
24
PC107A [Preliminary]
2137C–HIREL–03/04
Figure 9 shows the PCI_SYNC_IN Input Clock Timing Diagram, Figure 10 illustrates
how Table 9 clock specifications relate to the PC107A Clocking diagram, and Figure
shows the DLL Locking Range Loop Delay vs. Frequency of Operation.
Figure 9.
PCI_SYNC-IN Input Clock Timing Diagram
Figure 10.
Clock Subsystem Block Diagram
Note:
Specification numbers are from Table 9.
Figure 11.
DLL Locking Range Loop Delay (DLL_Standard = 0)
1
2
3
5a
5b
VM
PCI_SYNC_IN
VM
VM
CVIH
CVIL
VM = Midpoint Voltage (1.4V)
DLL
PLL
Core Logic
sys_logic_clk
PCI_CLK[0:4]
PCI_SYNC_OUT
PCI_SYNC_IN
SDRAM_CLK[0:3]
SDRAM_SYNC_OUT
SDRAM_SYNC_IN
OSC_IN
Specs. 17 - 23
CPU_CLK[0:2]
MPC107
Specs. 9c,9d
Specs. 9b,9d
Specs. 1 - 7
Spec. 9a
Spec. 10
Specs. 15,16
0
5
10
15
20
25
30
35
40
0
5
10
15
45
50
Tloop Propagation Delay Time (ns)
T
Tclk = 0.7 x Tloop + 3.96 ns
Tclk = 0.6 x Tloop + 9.27 ns
Tclk = 2.2 x Tloop + 11.88 ns
Tclk = 1.8 x Tloop + 27.9 ns
相關(guān)PDF資料
PDF描述
PC107AMGHU100LD PCI Bridge Memory Controller
PC107AMZFU100L PCI Bridge Memory Controller
PC107AMZFU100LC PCI Bridge Memory Controller
PC107AMZFU100LD PCI Bridge Memory Controller
PC107B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC107AMGHU100LD 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller
PC107AMZFU100L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller
PC107AMZFU100LC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller
PC107AMZFU100LD 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller
PC107AVGHU100L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller