- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385690 > P2V28S20DTP-7 (Vanguard International Semiconductor Corporation) 128Mb SDRAM Specification PDF資料下載
參數(shù)資料
| 型號： | P2V28S20DTP-7 |
| 廠商： | Vanguard International Semiconductor Corporation |
| 英文描述： | 128Mb SDRAM Specification |
| 中文描述： | 128Mb的SDRAM內(nèi)存規(guī)格 |
| 文件頁數(shù)： | 6/51頁 |
| 文件大小： | 652K |
| 代理商： | P2V28S20DTP-7 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
JULY.2000
Rev.2.2
128Mb Synchronous DRAM
P2V28S20ATP-7,-75,-8 (4-BANK x 8,388,608-WORD x 4-BIT)
P2V28S30ATP-7,-75,-8 (4-BANK x 4,194,304-WORD x 8-BIT)
P2V28S40ATP-7,-75,-8 (4-BANK x 2,097,152-WORD x 16-BIT)
Page-5
Activate (ACT) [/RAS =L, /CAS =/WE =H]
ACT command activates a row in an idle bank indicated by BA.
Read (READ) [/RAS =H, /CAS =L, /WE =H]
READ command starts burst read from the active bank indicated by BA. First output
data appears after /CAS latency. When A10 =H at this command, the bank is deac-
tivated after the burst read (auto-precharge,
READA
).
Write (WRITE) [/RAS =H, /CAS =/WE =L]
WRITE command starts burst write to the active bank indicated by BA. Total data
length to be written is set by burst length. When A10 =H at this command, the bank
is deactivated after the burst write (auto-precharge,
WRITEA
).
Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]
PRE command deactivates the active bank indicated by BA. This command also
terminates burst read / write operation. When A10 =H at this command, all banks
are deactivated (precharge all,
PREA
).
Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]
REFA command starts auto-refresh cycle. Refresh address including bank address
are generated internally. After this command, the banks are precharged automatically.
BASIC FUNCTIONS
The P2V28S20 , 30 and 40ATP provides basic functions,
bank (row) activate, burst read / write, bank (row) precharge,
and auto / self refresh.
Each command is defined by control signals of /RAS, /CAS and
/WE at CLK rising edge. In addition to 3 signals, /CS ,CKE and
A10 are used as chip select, refresh opt ion, and precharge
option, respectively .
To know the detailed definition of commands, please see the com-
mand truth table.
/CS
Chip Select : L=select, H=deselect
/RAS
Command
/CAS
Command
/WE
Command
CKE
Refresh Option @ refresh command
A10
Precharge Option @ precharge or read/write command
CLK
define basic command
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P2V28S30ATP-7 | 128Mb SDRAM Specification |
| P2V28S30ATP-75 | 128Mb SDRAM Specification |
| P2V28S30ATP-8 | 128Mb SDRAM Specification |
| P4C1256L55DCLF | LOW POWER 32K x 8 STATIC CMOS RAM |
| P4C1256L55DILF | LOW POWER 32K x 8 STATIC CMOS RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P2V28S30ATP-7 | 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification |
| P2V28S30ATP-75 | 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification |
| P2V28S30ATP-8 | 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification |
| P2V28S40ATP-7 | 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification |
| P2V28S40ATP-75 | 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。