- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98172 > TC7107RIPL 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | TC7107RIPL |
| 元件分類： | ADC |
| 英文描述： | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 |
| 封裝： | REVERSE, PLASTIC, DIP-40 |
| 文件頁數(shù)： | 5/26頁 |
| 文件大?。?/td> | 623K |
| 代理商： | TC7107RIPL |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
2002 Microchip Technology Inc.
DS21455B-page 13
TC7106/A/TC7107/A
7.0
COMPONENT VALUE
SELECTION
7.1
Auto-Zero Capacitor (CAZ)
The CAZ capacitor size has some influence on system
noise. A 0.47
F capacitor is recommended for 200mV
full scale applications where 1LSB is 100
V. A 0.047F
capacitor is adequate for 2.0V full scale applications. A
mylar type dielectric capacitor is adequate.
7.2
Reference Voltage Capacitor
(CREF)
The reference voltage used to ramp the integrator out-
put voltage back to zero during the reference integrate
cycleisstoredonCREF.A 0.1F capacitor is acceptable
when VIN- is tied to analog common. If a large Common
mode voltage exists (VREF- – analog common) and the
application requires 200mV full scale, increase CREF to
1.0
F. Rollover error will be held to less than 1/2 count.
A mylar dielectric capacitor is adequate.
7.3
Integrating Capacitor (CINT)
CINT should be selected to maximize the integrator out-
put voltage swing without causing output saturation.
Due to the TC7106A/7107A superior temperature coef-
ficient specification, analog common will normally sup-
ply the differential voltage reference. For this case, a
±2V full scale integrator output swing is satisfactory.
For 3 readings/second (FOSC =48kHz), a0.22F value
is suggested. If a different oscillator frequency is used,
CINT must be changed in inverse proportion to maintain
the nominal ±2V integrator swing.
An exact expression for CINT is:
EQUATION 7-1:
CINT must have low dielectric absorption to minimize
rollover error. A polypropylene capacitor is recom-
mended.
7.4
Integrating Resistor (RINT)
The input buffer amplifier and integrator are designed
with class A output stages. The output stage idling cur-
rent is 100
A. The integrator and buffer can supply
20
A drive currents with negligible linearity errors.
RINT is chosen to remain in the output stage linear drive
region, but not so large that printed circuit board leak-
age currents induce errors. For a 200mV full scale,
RINT is 47k. 2.0V full scale requires 470k.
Note:
FOSC = 48kHz (3 readings per sec).
7.5
Oscillator Components
ROSC (Pin 40 to Pin 39) should be 100k.COSC is
selected using the equation:
EQUATION 7-2:
For FOSC of 48kHz, COSC is 100pF nominally.
Note that FOSC is divided by four to generate the
TC7106A internal control clock. The backplane drive
signal is derived by dividing FOSC by 800.
To achieve maximum rejection of 60Hz noise pickup,
the signal integrate period should be a multiple of
60Hz. Oscillator frequencies of 240kHz, 120kHz,
80kHz, 60kHz, 48kHz, 40kHz, etc. should be selected.
For 50Hz rejection, oscillator frequencies of 200kHz,
100kHz, 66-2/3kHz, 50kHz, 40kHz, etc. would be suit-
able. Note that 40kHz (2.5 readings/second) will reject
both 50Hz and 60Hz.
7.6
Reference Voltage Selection
A full scale reading (2000 counts) requires the input
signal be twice the reference voltage.
*VFS =2VREF.
In some applications, a scale factor other than unity
may exist between a transducer output voltage and the
required digital reading. Assume, for example, a pres-
sure transducer output is 400mV for 2000 lb/in2.
Rather than dividing the input voltage by two, the refer-
ence voltage should be set to 200mV. This permits the
transducer input to be used directly.
CINT =
(4000)
VINT
1
FOSC
VFS
RINT
Where:
FOSC = Clock Frequency at Pin 38
VFS = Full Scale Input Voltage
RINT = Integrating Resistor
VINT = Desired Full Scale Integrator Output Swing
Component
Value
Nominal Full Scale Voltage
200.0mV
2.000V
CAZ
0.47
F
0.047
F
RINT
47k
470k
CINT
0.22
F0.22F
Required Full Scale Voltage*
VREF
200.0mV
100.0mV
2.000V
1.000V
FOSC =
0.45
RC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC7106ARCPL | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 |
| TC7107ARCLW | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, PQCC44 |
| TC7106RIJL | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 |
| TC7107ARIJL | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 |
| TC7106RCPL | 1-CH DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC7109 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:12-Bit レA-Compatible Analog-to-Digital Converters |
| TC7109_13 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:12-Bit ??-A-Compatible Analog-to-Digital Converters |
| TC7109A | 制造商:TELCOM 制造商全稱:TelCom Semiconductor, Inc 功能描述:12-BIT UP-COMPATIBLE ANALOG-TO-DIGITAL CONVERTERS |
| TC7109ACKW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 13 Bit Fast Recovery RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TC7109ACKW713 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 13 Bit Fast Recovery RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。