- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17166 > OM13032,598 (NXP Semiconductors)BOARD EVAL LPC11U24 PDF資料下載
參數(shù)資料
| 型號： | OM13032,598 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 42/74頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL LPC11U24 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | LPC11U24 |
| 所含物品： | 板 |
| 其它名稱： | 568-8599 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
LPC11U2X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2.2 — 11 March 2014
47 of 74
NXP Semiconductors
LPC11U2x
32-bit ARM Cortex-M0 microcontroller
[7]
The maximum tHD;DAT could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than the maximum of tVD;DAT or
tVD;ACK by a transition time (see UM10204). This maximum must only be met if the device does not stretch the LOW period (tLOW) of the
SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
[8]
tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
[9]
tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the
acknowledge.
[10] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement tSU;DAT = 250 ns must then be met.
This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the
LOW period of the SCL signal, it must output the next data bit to the SDA line tr(max) + tSU;DAT = 1000 + 250 = 1250 ns (according to the
Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
Fig 23. I2C-bus pins clock timing
002aaf425
tf
70 %
30 %
SDA
tf
70 %
30 %
S
70 %
30 %
70 %
30 %
tHD;DAT
SCL
1 / fSCL
70 %
30 %
70 %
30 %
tVD;DAT
tHIGH
tLOW
tSU;DAT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 12RS153C | INDUCTOR RAD 15UH 4A T/H 10X10 |
| V375C12C75B2 | CONVERTER MOD DC/DC 12V 75W |
| GSM11DSEN-S243 | CONN EDGECARD 22POS .156 EYELET |
| LTC1558CS-3.3#TRPBF | IC BACKUP BATT CNTRLR3.3V 16SOIC |
| V375C12C75B | CONVERTER MOD DC/DC 12V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OM13033 | 制造商:NXP Semiconductors 功能描述:EVAL ARM NGX LPC11U24 制造商:NXP Semiconductors 功能描述:LPC11U24, NGX, KEIL, EVAL BOARD 制造商:NXP Semiconductors 功能描述:LPC11U24, NGX, KEIL, EVAL BOARD; Silicon Manufacturer:NXP; Core Architecture:ARM; Core Sub-Architecture:Cortex-M0; Silicon Core Number:LPC11xxx; Silicon Family Name:LPC11Uxx; Features:Evaluation Board for LPC11U24 Microcontroller; ;RoHS Compliant: Yes |
| OM13033,598 | 功能描述:開發(fā)板和工具包 - ARM NGX LPC11U24 Eval Board RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| OM13033598 | 制造商:NXP Semiconductors 功能描述:EVAL ARM NGX LPC11U24 |
| OM13034,598 | 制造商:NXP Semiconductors 功能描述:EVAL, IAR, LPC1347, J-LINK LITE 制造商:NXP Semiconductors 功能描述:EVAL, IAR, LPC1347, J-LINK LITE, Silicon Manufacturer:NXP, Core Architecture:ARM 制造商:NXP Semiconductors 功能描述:EVAL, IAR, LPC1347, J-LINK LITE, Silicon Manufacturer:NXP, Core Architecture:ARM, Core Sub-Architecture:Cortex-M3, Silicon Core Number:LPC1347, Silicon Family Name:LPC1300, Kit Contents:Evaluation Board for LPC1347 , RoHS Compliant: Yes |
| OM13034598 | 制造商:NXP Semiconductors 功能描述:EVAL IAR LPC1347 J-LINK LITE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。