- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299560 > NQ80220 (LSI CORP) 100BASE-TX/10BASE-T Ethernet Media Interface Adapter PDF資料下載
參數(shù)資料
| 型號： | NQ80220 |
| 廠商： | LSI CORP |
| 元件分類： | 網(wǎng)絡接口 |
| 英文描述： | 100BASE-TX/10BASE-T Ethernet Media Interface Adapter |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 21/91頁 |
| 文件大?。?/td> | 907K |
| 代理商： | NQ80220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
80220/80221
MD400159/E
28
on reset interval, the value on these pins is latched into the
device, inverted, and used as the MI serial port physical
device addresses.
3.26.2 Timing
A timing diagram for a MI serial port frame is shown in
Figure 9. The MI serial port is idle when at least 32
continuous 1's are detected on MDIO and remains idle as
long as continuous 1's are detected. During idle, MDIO is
in the high impedance state. When the MI serial port is in
the idle state, a 01 pattern on the MDIO pin initiates a serial
shift cycle. Data on MDIO is then shifted in on the next 14
rising edges of MDC (MDIO is high impedance). If the
register access mode is not enabled, on the next 16 rising
edges of MDC, data is either shifted in or out on MDIO,
depending on whether a write or read cycle was selected
with the bits READ and WRITE. After the 32 MDC cycles
have been completed, one complete register has been
read/written, the serial shift process is halted, data is
latched into the device, and MDIO goes into high imped-
ance state. Another serial shift cycle cannot be initiated
until the idle condition (at least 32 continuous 1's) is
detected.
3.26.3 Multiple Register Access
Multiple registers can be accessed on a single MI serial
port access cycle with the multiple register access feature.
The multiple register access feature can be enabled by
setting the multiple register access enable bit in the MI
serial port Configuration 2 register. When multiple register
access is enabled, multiple registers can be accessed on
a single MI serial port access cycle by setting the register
address to 11111 during the first 16 MDC clock cycles.
There is no actual register residing in register address
location 11111, so when the register address is then set to
11111, all eleven registers are accessed on the 176 rising
edges of MDC that occur after the first 16 MDC clock
cycles of the MI serial port access cycle. The registers are
accessed in numerical order from 0 to 20. After all 192
MDC clocks have been completed, all the registers have
been read/written, and the serial shift process is halted,
data is latched into the device, and MDIO goes into high
impedance state. Another serial shift cycle cannot be
initiated until the idle condition (at least 32 continuous 1's)
is detected.
3.26.4 Bit Types
Since the serial port is bidirectional, there are many types
of bits. Write bits (W) are inputs during a write cycle and are
high impedance during a read cycle. Read bits (R) are
outputs during a read cycle and high impedance during a
write cycle. Read/Write bits (R/W) are actually write bits
which can be read out during a read cycle. R/WSC bits are
R/W bits that are self clearing after a set period of time or
after a specific event has completed. R/LL bits are read
bits that latch themselves when they go low, and they stay
latched low until read. After they are read, they are reset
high. R/LH bits are the same as R/LL bits except that they
latch high.
R/LT are read bits that latch themselves
whenever they make a transition or change value, and
they stay latched until they are read. After R/LT bits are
read, they are updated to their current value. R/LT bits can
also be programmed to assert the interrupt function as
described in the Interrupt section. The bit type definitions
are summarized in Table 7.
Table 7. MI Register Bit Type Definition
Sym.
Name
Definition
Write Cycle
Read Cycle
W
Write
Input
No Operation, Hi Z
R
Read
No Operation,
Output
Hi Z
R/W
Read/
Input
Ouput
Write
R/WS
Read/
Input
Ouput
C
Write Self
Clearing
Clears Itself
After Operation
Completed
R/LL
Read/
No Operation,
Output
Latching
Hi Z
Low
When Bit Goes
Low, Bit Latched.
When Bit Is Read,
Bit Updated.
R/LH
Read/
No Operation,
Output
Latching
Hi Z
High
When Bit Goes
High, Bit Latched.
When Bit Is Read,
Bit Updated.
R/LT
Read/
No Operation,
Output
Latching
Hi Z
on
When Bit
Transition
Transitions,
Bit Latched And
Interrupt Set
When Bit Is Read,
Interrupt Cleared
And Bit Updated.
相關PDF資料 |
PDF描述 |
|---|---|
| NRLM332M35VF | Large Can Aluminum Electrolytic Capacitors |
| NRLM332M400V20X25F | Large Can Aluminum Electrolytic Capacitors |
| NRLM332M400V20X30F | Large Can Aluminum Electrolytic Capacitors |
| NRLM332M450VF | Large Can Aluminum Electrolytic Capacitors |
| NRLM332M50V20X25F | Large Can Aluminum Electrolytic Capacitors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NQ80225 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| NQ8023A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MCC Manchester Code Converter |
| NQ80331M250 S L822 | 制造商:Intel 功能描述:I/O Processor FCBGA3 |
| NQ80331M250 S L826 | 制造商:Intel 功能描述:I/O Processor FCBGA3 制造商:Intel 功能描述:LINDSAY, 32BIT PROCESSOR - Tape and Reel |
| NQ80331M250 S L82Q | 制造商:Intel 功能描述:I/O Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。