- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361102 > NCP5210MNR2G (ON SEMICONDUCTOR) 3-in-1 PWM Dual Buck and Linear DDR Power Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | NCP5210MNR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 3-in-1 PWM Dual Buck and Linear DDR Power Controller |
| 中文描述： | DUAL SWITCHING CONTROLLER, 550 kHz SWITCHING FREQ-MAX, PDSO20 |
| 封裝： | 6 X 5 MM, LEAD FREE, PLASTIC, QFN-20 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大小： | 183K |
| 代理商： | NCP5210MNR2G |
NCP5210
http://onsemi.com
11
For enhanced efficiency, an active synchronous switch is
used to eliminate the conduction loss contributed by the
forward voltage of a diode or Schottky diode rectifier.
Adaptive nonoverlap timing control of the complementary
gate drive output signals is provided to reduce
shootthrough current that degrades efficiency.
Tolerance of VDDQ
Both the tolerance of VFBQ and the ratio of the external
resistor divider R1/R2 impact the precision of VDDQ. With
the control loop in regulation, VDDQ = VFBQ
×
(1 +
R1/R2). With a worst case (for all valid operating
conditions) VFBQ tolerance of
±
1.5%, a worst case range of
±
2% for VDDQ will be assured if the ratio R1/R2 is
specified as 1.100
±
1%.
Fault Protection of VDDQ Regulator
In S0 mode, an internal voltage (VOCP) = 5VDUAL – 0.8
sets the current limit for the highside switch. The voltage
VOCP pin is compared to the voltage at SWDDQ pin when
the highside gate drive is turned on after a fixed period of
blanking time to avoid false current limit triggering. When
the voltage at SWDDQ is lower than VOCP, an overcurrent
condition occurs and all regulators are latched off to protect
against overcurrent. The IC can be powered up again if one
of the supply voltages, 5VDUAL or 12VATX, is recycled.
The main purpose is for fault protection but not to be for an
precise current limit.
In S3 mode, this overcurrent protection feature is
disabled.
Feedback Compensation of VDDQ Regulator
The compensation network is shown in Figure 2.
VTT Active Terminator
The VTT active terminator is a 2 quadrant linear regulator
with two internal NCh FETs to provide current sink and
source capability up to 2.0 A. It is activated only when the
DDQ regulator is in regulation in S0 mode. It draws power
from VDDQ with the internal gate drive power derived from
5VDUAL. While VTT output is connecting to the FBVTT
pin directly, VTT voltage is designed to automatically track
at the half of DDQ_REF. This regulator is stable with any
value of output capacitor greater than 470 F, and is
insensitive to ESR ranging from 1m to 400 m .
Fault Protection of VTT Active Terminator
To provide protection for the internal FETs, bidirectional
current limit preset at 2.4 A magnitude is implemented. The
VTT current limit provides a softstart function during
startup.
MCH Switching Regulator
The secondary switching regulator is identical to the DDQ
regulator except the output is 10 A, no fault protection is
implemented and the softstart timing is twice as fast with
respect to CSS.
BOOT Pin Supply Voltage
In typical application, a flying capacitor is connected
between SWDDQ and BOOT pins. In S0 mode, 12VATX is
tied to BOOT pin through a Schottky diode as well. A 13V
Zener clamp circuit must clamp this boot strapping voltage
produced by the flying capacitor in S0 mode.
In S3 mode the 12VATX is collapsed and the BOOT
voltage is created by the Schottky diode between 5VDUAL
and BOOT pins as well as the flying capacitor. The
BOOT_UVLO works specially. The _BOOTGD goes low
and the IC remains in S3 mode.
Thermal Consideration
Assuming an ambient temperature of 50
°
C, the maximum
allowed dissipated power of QFN20 is 2.8 W, which is
enough to handle the internal power dissipation in S0 mode.
To take full advantage of the thermal capability of this
package, the exposed pad underneath must be soldered
directly onto a PCB metal substrate to allow good
thermal contact.
Thermal Shutdown
When the chip junction temperature exceeds 145
°
C, the
entire IC is shutdown, until the junction temperature drops
below 120
°
C. Below which, the chip resumes normal
operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP5211BDR2G | Low Voltage Synchronous Buck Controller |
| NCP5211DR2G | Low Voltage Synchronous Buck Controller |
| NCP5214A | 2−in−1 Notebook DDR Power Controller |
| NCP5214AMNR2G | 2−in−1 Notebook DDR Power Controller |
| NCP5214 | 2-in-1 Notebook DDR Power Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5211 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low Voltage Synchronous Buck Controller |
| NCP5211A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low Voltage Synchronous Buck Controller |
| NCP5211A/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Low Voltage Synchronous Buck Controller |
| NCP5211AD | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low Voltage Synchronous Buck Controller |
| NCP5211ADR2 | 功能描述:IC REG CTRLR BUCK PWM 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。