VCC R VTCLK D VTD VCC
參數資料
型號： NBSG53ABAEVB
廠商： ON Semiconductor
文件頁數： 11/18頁
文件大?。?/td> 0K
描述： BOARD EVAL BBG NBSG53ABA
產品變化通告： Product Discontinuation 21/Jun/2007
標準包裝： 1
其它名稱： NBSG53ABAEVB-ND
NBSG53ABAEVBOS
NBSG53A
http://onsemi.com
2
VTD
CLK
VTCLK
VCC
R
VTCLK
D
VTD
VCC
VEE
SEL
OLS
Q
A
B
C
D
12
3
4
Figure 1. BGA16 Pinout (Top View)
VTD
D
VTD
VCC
R
SEL OLS
VEE
Q
VCC
VTCLK
CLK
VTCLK
56
7
8
16
15
14
13
12
11
10
9
1
2
3
4
NBSG53A
Exposed Pad
(EP)
Figure 2. QFN16 Pinout (Top View)
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Description
BGA
QFN
C2
1
VTCLK
Internal 50 W Termination Pin. See Table 4.
C1
2
CLK
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
Inverted Differential Input.
B1
3
CLK
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
Noninverted Differential Input.
B2
4
VTCLK
Internal 50 W Termination Pin. See Table 4.
A1
5
VTD
Internal 50 W termination pin. See Table 4.
A2
6
D
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
Inverted Differential Input.
A3
7
D
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
Noninverted Differential Input.
A4
8
VTD
Internal 50 W Termination Pin. See Table 4.
D1,B3
9,16
VCC
Positive Supply Voltage
B4
10
Q
RSECL Output
NonInverted Differential Output. Typically Terminated with 50 W Resistor
to VTT = VCC 2 V.
C4
11
Q
RSECL Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to
VTT = VCC 2 V.
C3
12
VEE
Negative Supply Voltage
D4
13
OLS*
Input
Input Pin for the Output Level Select (OLS). See Table 2.
D3
14
SEL
LVECL, LVCMOS,
LVTTL Input
Select Logic Input. Internal 75 kW to VEE.
D2
15
R
LVECL, LVCMOS,
LVTTL Input
Reset D FlipFlop. Internal 75 kW to VEE.
N/A
EP
The Exposed Pad (EP) and the QFN16 package bottom is thermally
connected to the die for improved heat transfer out of package. The
exposed pad must be attached to a heatsinking conduit. The pad is not
electrically connected to the die but may be electrically and thermally
connected to VEE on the PC board.
1. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad (EP) on
package bottom (see case drawing) must be attached to a heatsinking conduit.
2. In the differential configuration when the input termination pins (VTD, VTD, VTCLK, VTCLK) are connected to a common termination
voltage, and if no signal is applied then the device will be susceptible to selfoscillation.
3. When an output level of 400 mV is desired and VCC VEE > 3.0 V, 2KW resistor should be connected from OLS pin to VEE.
相關PDF資料
PDF描述
NBSG16BAEVB BOARD EVALUATION BBG NBSG16BA
1300060241 CORDSET FEMALE 20' 16/3 PVC
1300100221 CORDSET MALE-FEMALE 6' 16/3 PVC
MPC8360E-MDS-PBE BOARD PROCESSOR FOR MPC8360E
VI-B5P-EY-F3 CONVERTER MOD DC/DC 13.8V 50W
相關代理商/技術參數
參數描述
NBSG53ABAHTBG 功能描述:時鐘驅動器及分配 2.5/3.3V SEL DIFF CLK RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
NBSG53ABAR2 功能描述:觸發(fā)器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
NBSG53AMA1TBG 制造商:ON Semiconductor 功能描述:SIGE DIF CLK DATA D F-F - Tape and Reel
NBSG53AMAG 功能描述:IC FLIP FLOP/CLK DIVIDER 16FCLGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 觸發(fā)器 系列:- 產品變化通告:Product Discontinuation 27/Jan/2012 標準包裝:2,000 系列:74LCX 功能:標準 類型:D 型總線 輸出類型:三態(tài)非反相 元件數:1 每個元件的位元數:8 頻率 - 時鐘:150MHz 延遲時間 - 傳輸:1.5ns 觸發(fā)器類型:正邊沿 輸出電流高，低:24mA，24mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.209"，5.30mm 寬） 包裝:帶卷 (TR) 其它名稱:MC74LCX574MELG-NDMC74LCX574MELGOSTR
NBSG53AMN 功能描述:觸發(fā)器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*