- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4568 > NBSG16VSMNR2 (ON Semiconductor)IC RCVR/DRIVER SIGE DIFF 16QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | NBSG16VSMNR2 |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR/DRIVER SIGE DIFF 16QFN |
| 產(chǎn)品變化通告： | Revision of Device Specifications 02/Oct/2008 LTB Notification 06/Feb/2008 |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 類型： | 收發(fā)器 |
| 應(yīng)用： | 儀表 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-QFN（3x3） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | NBSG16VSMNR2OSTR |
NBSG16VS
http://onsemi.com
2
Figure 1. BGA16 Pinout (Top View)
VEE
D
VTD
VEE
VBB
VTD
NC
VCTRL
VEE
VCC
VMM
VEE
Q
A
B
C
D
12
3
4
VEE NC VCTRL VEE
VEE VBB VMM VEE
VCC
Q
VCC
VTD
D
VTD
56
7
8
16
15
14
13
12
11
10
9
1
2
3
4
NBSG16VS
Exposed Pad (EP)
Figure 2. QFN16 Pinout (Top View)
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Description
BGA
QFN
C2
1
VTD
Internal 50 W Termination Pin. See Table 2.
C1
2
D
ECL, CML,
LVCMOS,
LVDS,
LVTTL
Input
Inverted Differential Input. Internal 75 kW to VEE and 36.5 kW to VCC.
B1
3
D
ECL, CML,
LVCMOS,
LVDS,
LVTTL
Input
Noninverted Differential Input. Internal 75 kW to VEE.
B2
4
VTD
Internal 50 W Termination Pin. See Table 2.
A1,D1,A4,
D4
5,8,13,16
VEE
Negative Supply Voltage
A2
6
NC
No Connect
A3
7
VCTRL
Output Amplitude Swing Control. Bypass Pin to VCC through 0.1 mF Capacitor.
B3,C3
9,12
VCC
Positive Supply Voltage
B4
10
Q
RSECL
Output
Noninverted Differential Output. Typically Terminated with 50 W to
VTT = VCC 2 V
C4
11
Q
RSECL
Output
Inverted Differential Output. Typically Terminated with 50 W to VTT = VCC 2 V
D3
14
VMM
LVCMOS Reference Voltage Output. (VCC VEE)/2
D2
15
VBB
ECL Reference Voltage Output
N/A
EP
The Exposed Pad (EP) and the QFN16 package bottom is thermally connected
to the die for improved heat transfer out of package. The exposed pad must be
attached to a heatsinking conduit. The pad is not electrically connected to the
die but may be electrically and thermally connected to VEE on the PC board.
1. The NC pin is electrically connected to the die and must be left open.
2. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad on package
bottom (see case drawing) must be attached to a heatsinking conduit.
3. In the differential configuration when the input termination pins (VTD, VTD) are connected to a common termination voltage, and if no signal
is applied then the device will be susceptible to selfoscillation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NBSG16VSBAR2 | IC RCVR/DRIVER SIGE DIFF 16FCBGA |
| NBSG16MNR2 | IC RCVR/DRVR RSECL SIGE DF 16QFN |
| LFXP20C-4FN388I | IC FPGA 19.7KLUTS 388FPBGA |
| GBB90DHBS | CONN EDGECARD 180PS R/A .050 SLD |
| LFXP20C-5FN388C | IC FPGA 19.7KLUTS 388FPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NBSG16VSMNR2G | 功能描述:緩沖器和線路驅(qū)動(dòng)器 2.5V/3.3V SiGe Diff w/Variable Output RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| NBSG53A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS |
| NBSG53A/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS |
| NBSG53A_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS |
| NBSG53ABA | 功能描述:觸發(fā)器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。