- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗4572 > NBSG16VSMNHTBG (ON Semiconductor)IC RCVR/DVR SIGE DIFF 16QFN PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | NBSG16VSMNHTBG |
| 寤犲晢锛� | ON Semiconductor |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 12/14闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC RCVR/DVR SIGE DIFF 16QFN |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 100 |
| 椤炲瀷锛� | 鏀剁櫦(f膩)鍣� |
| 鎳�(y墨ng)鐢細 | 鍎€琛� |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 16-VFQFN 瑁搁湶鐒婄洡 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 16-QFN锛�3x3锛� |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 閰嶇敤锛� | NBSG16VSBAEVBOS-ND - BOARD EVAL BBG NBSG16VSBA |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)鐣�(d膩ng)鍓嶇12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)
NBSG16VS
http://onsemi.com
7
Table 7. DC CHARACTERISTICS, NECL INPUT WITH VARIABLE NECL OUTPUT
Symbol
Characteristic
40掳C
25掳C
85掳C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
IEE
Negative Power Supply Current
20
27
34
20
27
34
20
27
34
mA
VOH
Output HIGH Voltage (Note 20)
3.465 V v VEE v 3.0 V
3.0 V t VEE v 2.375 V
1205
1185
1080
1060
955
935
1215
1195
1090
1070
965
945
1225
1195
1100
1070
975
945
mV
VOL
Output LOW Voltage (Note 20)
3.465 V v VEE v 3.0 V
(Max Swing)
(VCTRL = VCC 600 mV)
3.0 V t VEE v 2.375 V
(Max Swing)
(VCTRL = VCC 600 mV)
2000
1560
1855
1410
1910
1440
1620
1215
1820
1320
1290
1000
1990
1580
1895
1460
1900
1460
1705
1290
1810
1340
1425
1100
1980
1595
1900
1490
1890
1475
1730
1330
1800
1355
1470
1150
mV
VIH
Input HIGH Voltage
VTHR
+ 75
VCC
1000*
VCC
VTHR
+ 75
VCC
1000*
VCC
VTHR
+ 75
VCC
1000*
VCC
mV
VIL
Input LOW Voltage
VIH
2500
VCC
1400*
VTHR
75
VIH
2500
VCC
1400*
VTHR
75
VIH
2500
VCC
1400*
VTHR
75
mV
VBB
NECL Output Voltage Reference
1420
1360
1300
1420 1360 1300
1420
1360
1300
mV
VIHCMR
Input HIGH Voltage Common Mode
Range (Note 21)
(Differential Configuration)
VEE+1.2
0.0
VEE+1.2
0.0
VEE+1.2
0.0
V
VMM
CMOS Output Voltage Reference
(Note 25)
VMMT
150
VMMT
+ 150
VMMT
150
VMMT
+ 150
VMMT
150
VMMT
+ 150
mV
RTIN
Internal Input Termination Resistor
45
50
55
45
50
55
45
50
55
W
IIH
Input HIGH Current (@ VIH)
30
100
30
100
30
100
mA
IIL
Input LOW Current (@ VIL)
25
50
25
50
25
50
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
*Typicals used for testing purposes.
19.Input and output parameters vary 1:1 with VCC.
20.All loading with 50 W to VCC 2.0 V. VOH/VOL measured at VIH/VIL.
21.VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential
input signal.
22.VTHR is the voltage applied to the complementary input, typically VBB or VMM. VTHR(MIN) = VIHCMR + 75 mV. VTHR(MAX) = VIHCMR 75 mV.
23.VIH cannot exceed VCC.
24.VIL always w VEE.
25.VMM typical = |VCCVEE| / 2 + VEE = VMMT.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| NBSG16MNHTBG | IC RCVR/DRVR RSECL SIGE DF 16QFN |
| NBSG16VSMNR2G | IC RCVR/DRIVER SIGE DIFF 16QFN |
| LFXP20C-4F388C | IC FPGA 19.7KLUTS 268I/O 388-BGA |
| LFXP20C-3F388I | IC FPGA 19.7KLUTS 268I/O 388-BGA |
| LFXP20E-4FN388C | IC FPGA 19.7KLUTS 388FPBGA |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| NBSG16VSMNR2 | 鍔熻兘鎻忚堪:绶╂矕鍣ㄥ拰绶氳矾椹�(q奴)鍕�(d貌ng)鍣� 2.5V/3.3V SiGe Diff RoHS:鍚� 鍒堕€犲晢:Micrel 杓稿叆绶氳矾鏁�(sh霉)閲�:1 杓稿嚭绶氳矾鏁�(sh霉)閲�:2 妤垫€�:Non-Inverting 闆绘簮闆诲-鏈€澶�:+/- 5.5 V 闆绘簮闆诲-鏈€灏�:+/- 2.37 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Reel |
| NBSG16VSMNR2G | 鍔熻兘鎻忚堪:绶╂矕鍣ㄥ拰绶氳矾椹�(q奴)鍕�(d貌ng)鍣� 2.5V/3.3V SiGe Diff w/Variable Output RoHS:鍚� 鍒堕€犲晢:Micrel 杓稿叆绶氳矾鏁�(sh霉)閲�:1 杓稿嚭绶氳矾鏁�(sh霉)閲�:2 妤垫€�:Non-Inverting 闆绘簮闆诲-鏈€澶�:+/- 5.5 V 闆绘簮闆诲-鏈€灏�:+/- 2.37 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Reel |
| NBSG53A | 鍒堕€犲晢:ONSEMI 鍒堕€犲晢鍏ㄧū:ON Semiconductor 鍔熻兘鎻忚堪:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS |
| NBSG53A/D | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS |
| NBSG53A_06 | 鍒堕€犲晢:ONSEMI 鍒堕€犲晢鍏ㄧū:ON Semiconductor 鍔熻兘鎻忚堪:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
