參數(shù)資料
型號(hào): NB7L14M
廠商: ON SEMICONDUCTOR
英文描述: 2.5V/3.3VDifferential 1:4 Clock/Data Fanout Buffer/Translator with CML Outputs and Internal Termination(帶CML輸出和內(nèi)部端口的2.5V/3.3V差分1:4時(shí)鐘/數(shù)據(jù)輸出緩沖器/轉(zhuǎn)換器)
中文描述: 2.5V/3.3V的差動(dòng)1:4時(shí)鐘/數(shù)據(jù)扇出緩沖器/帶CML輸出和內(nèi)部終止翻譯(帶白血病輸出和內(nèi)部端口的2.5V/3.3V的差分1:4時(shí)鐘/數(shù)據(jù)輸出緩沖器/轉(zhuǎn)換器)
文件頁(yè)數(shù): 7/11頁(yè)
文件大?。?/td> 230K
代理商: NB7L14M
NB7L14M
http://onsemi.com
7
Figure 8. AC Reference Measurement
CLK
CLK
Q
Q
t
PHL
t
PLH
V
INPP
= V
IH
(CLK)
V
IL
(CLK)
V
OUTPP
= V
OH
(Q)
V
OL
(Q)
NB7L14M
Receiver
Device
Q
CLK
Figure 9. Typical Termination for 16 mA Output Driver and Device Evaluation
(Refer to Application Notes AND8020/D and AND8173/D)
Q
CLK
V
CC
50
50
V
CC
50
50
Z = 50
Z = 50
Figure 10. Differential Input Driven
Single
Ended
Figure 11. Differential Inputs Driven
Differentially
Figure 12. V
th
Diagram
Figure 13. V
CMR
Diagram
CLK
V
CC
V
thmax
GND
V
IH
V
th
V
IL
V
IHmin
V
ILmin
V
IHmax
V
ILmax
V
th
V
thmin
V
CMmax
GND
V
CMmax
CLK
V
CMR
V
CC
CLK
CLK
V
th
V
th
CLK
CLK
CLK
V
ILCLKmax
V
(CLK)
= V
IHCLK
V
ILCLK
V
IHCLKtyp
V
IHCLKmax
V
ILCLKtyp
V
ILCLKmin
V
IHCLKmin