參數(shù)資料
型號(hào): NAND256W3A2CZA1E
廠(chǎng)商: NUMONYX
元件分類(lèi): PROM
英文描述: 32M X 8 FLASH 3V PROM, 35 ns, PBGA55
封裝: 8 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-55
文件頁(yè)數(shù): 15/57頁(yè)
文件大?。?/td> 916K
代理商: NAND256W3A2CZA1E
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
22/57
Read Memory Array
Each operation to read the memory area starts
with a pointer operation as shown in the Pointer
Operations section. Once the area (main or spare)
has been selected using the Read A, Read B or
Read C commands four bus cycles (for 512Mb
and 1Gb devices) or three bus cycles (for 128Mb
and 256Mb devices) are required to input the ad-
dress (refer to Table 6.) of the data to be read.
The device defaults to Read A mode after power-
up or a Reset operation.
When reading the spare area addresses:
A0 to A3 (x8 devices)
A0 to A2 (x16 devices)
are used to set the start address of the spare area
while addresses:
A4 to A7 (x8 devices)
A3 to A7 (x16 devices)
are ignored.
Once the Read A or Read C commands have
been issued they do not need to be reissued for
subsequent read operations as the pointer re-
mains in the respective area. However, the Read
B command is effective for only one operation,
once an operation has been executed in Area B
the pointer returns automatically to Area A and so
another Read B command is required to start an-
other read operation in Area B.
Once a read command is issued three types of op-
erations are available: Random Read, Page Read
and Sequential Row Read.
Random Read. Each time the command is is-
sued the first read is Random Read.
Page Read. After the Random Read access the
page data is transferred to the Page Buffer in a
time of tWHBH (refer to Table 21. for value). Once
the transfer is complete the Ready/Busy signal
goes High. The data can then be read out sequen-
tially (from selected column address to last column
address) by pulsing the Read Enable signal.
Sequential Row Read. After the data in last col-
umn of the page is output, if the Read Enable sig-
nal is pulsed and Chip Enable remains Low then
the next page is automatically loaded into the
Page Buffer and the read operation continues. A
Sequential Row Read operation can only be used
to read within a block. If the block changes a new
read command must be issued.
Refer to Figure 15. and Figure 16. for details of Se-
quential Row Read operations.
To terminate a Sequential Row Read operation set
the Chip Enable signal to High for more than tEHEL.
Sequential Row Read is not available when the
Chip Enable Don't Care option is enabled.
相關(guān)PDF資料
PDF描述
NAND01GR4A2AZB6 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
NAND01GW3B2CN1E 128M X 8 FLASH 3V PROM, 25000 ns, PDSO48
NAND04GR3B3AN6 512M X 8 FLASH 1.8V PROM, 35 ns, PDSO48
NAND512W3B3BZA1F 64M X 8 FLASH 3V PROM, 35 ns, PBGA63
NAND512W3B3CV1 64M X 8 FLASH 3V PROM, 35 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND256W4A0AN6E 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線(xiàn)寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪(fǎng)問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND32GAH0HZA5E 制造商:Micron Technology Inc 功能描述:NAND EMMC - Trays
NAND32GAH0HZA5F 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel
NAND32GAH0PZA5E 制造商:Micron Technology Inc 功能描述:EMMC 4.3 4GB 12X16 41NM - Trays
NAND32GAH0PZA5F 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel