- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄189002 > NAND01GR4B3CZA6E (STMICROELECTRONICS) 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 PDF資料下載
參數(shù)資料
| 型號(hào)： | NAND01GR4B3CZA6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類(lèi)： | PROM |
| 英文描述： | 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| 封裝： | 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-63 |
| 文件頁(yè)數(shù)： | 15/59頁(yè) |
| 文件大?。?/td> | 998K |
| 代理商： | NAND01GR4B3CZA6E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
22/59
Page Program
The Page Program operation is the standard oper-
ation to program data to the memory array. Gener-
ally, data is programmed sequentially, however
the device does support Random Input within a
page.
The memory array is programmed by page, how-
ever partial page programming is allowed where
any number of Bytes (1 to 2112) or Words (1 to
1056) can be programmed.
The maximum number of consecutive partial page
program operations allowed in the same page is
eight. After exceeding this a Block Erase com-
mand must be issued before any further program
operations can take place in that page.
Sequential Input. To input data sequentially the
addresses must be sequential and remain in one
block.
For Sequential Input each Page Program opera-
tion consists of five steps (see Figure 12.):
1.
one bus cycle is required to setup the Page
Program (Sequential Input) command (see
2.
four or five bus cycles are then required to
input the program address (refer to Table 6.
and Table 7.)
3.
the data is then loaded into the Data Registers
4.
one bus cycle is required to issue the Page
Program confirm command to start the P/E/R
Controller. The P/E/R will only start if the data
has been loaded in step 3.
5.
the P/E/R Controller then programs the data
into the array.
Random Data Input. During a Sequential Input
operation, the next sequential address to be pro-
grammed can be replaced by a random address,
by issuing a Random Data Input command. The
following two steps are required to issue the com-
mand:
1.
one bus cycle is required to setup the Random
Data Input command (see Table 10.)
2.
two bus cycles are then required to input the
new column address (refer to Table 6.)
Random Data Input can be repeated as often as
required in any given page.
Once the program operation has started the Sta-
tus Register can be read using the Read Status
Register command. During program operations
the Status Register will only flag errors for bits set
to '1' that have not been successfully programmed
to '0'.
During the program operation, only the Read Sta-
tus Register and Reset commands will be accept-
ed, all other commands will be ignored.
Once the program operation has completed the P/
E/R Controller bit SR6 is set to ‘1’ and the Ready/
Busy signal goes High.
The device remains in Read Status Register mode
until another valid command is written to the Com-
mand Interface.
Figure 12. Page Program Operation
I/O
RB
Address Inputs
SR0
ai08659
Data Input
10h
70h
80h
Page Program
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH2
(Program Busy time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND01GW4B3BN6T | 64M X 16 FLASH 3V PROM, 35 ns, PDSO48 |
| NAND01GW4B3CZA1E | 64M X 16 FLASH 3V PROM, 35 ns, PBGA63 |
| NAND08GR4B2BZC6T | 512M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND08GR4B3BN1 | 512M X 16 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND512R3B3BZA6E | 64M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND01GR4M0AZB5E | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZB5F | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5E | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5F | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0BZB5E | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。