- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382355 > MV12032 (Mosel Vitelic, Corp.) 80" ROMless Reco Smart Monolithic Microcomputer(語音存儲時(shí)間為80秒，無ROM單片智能微型電子計(jì)算機(jī)) PDF資料下載
參數(shù)資料
| 型號： | MV12032 |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | 80" ROMless Reco Smart Monolithic Microcomputer(語音存儲時(shí)間為80秒，無ROM單片智能微型電子計(jì)算機(jī)) |
| 中文描述： | 80“無ROM雷科單片機(jī)智能（語音存儲時(shí)間為80秒，無光盤單片智能微型電子計(jì)算機(jī)） |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 45K |
| 代理商： | MV12032 |
MV12030/12032
MOSEL VITELIC INC.
6/10
PID 258*** 05/98
Specifications subject to change without notice, contact your sales representatives for the most recent information.
Preliminary
Register Descriptions
MV12032 has 47 bytes secondary registers to handle
sophisticated peripherals. Most of them are 8-bit wide while some
of them has less than 8 bits defined. Because this is a dual output
channel chip, the register happens always in pair A/B. There are
4 I/O ports (each has 8 bits) for various interfacing with external
component(s).
They are described as below.
CRA, CRB
Control Registers A/B
Channel A and Channel B are controlled by their respective
register(s).
This register stores the execution bit of the melody/voice playing
through DAC. It also stores the control bit of cycling.
VA, VB
Volume Registers
Channel A and Channel B are controlled by their respective
register(s).
This 8-bit register controls the volume (loudness) of DAC output
when at tone mode.
SA, SB (SAL, SAM, SAH, SBL, SBM, SBH)
Start Address Registers A/B
Channel A and Channel B are controlled by their respective
register(s).
This 19-bit register stores the starting address of the melody/voice
waveform data to be played through DAC.
EA, EB (EAL, EAM, EAH, EBL, EBM, EBH)
End Address Registers A/B
Channel A and Channel B are controlled by their respective
register(s).
This 19-bit register stores the end address of the melody/voice
waveform data to be played through DAC.
SFA, SFB (SFAL, SFAH, SFBL, SFBH)
Sample Frequency Registers A/B
Channel A and Channel B are controlled by their respective
register(s).
This 16-bit register will serve to establish the sampling frequency
(sample rate, pitch) for each channel. It covers the range from
610 Hz to 20 MHz @ 40 MHz clock, working clock dependent.
The ADC uses the sample frequency set up by channel A.
DACA, DACB
DAC Registers A/B
Channel A and Channel B are controlled by their respective
register(s).
The ROM bytes are moved to these registers for conversion to
analog signals to drive the external speaker(s).
SR
Slow ROM Data Register
When accessing data ROM memory between 00100h - 7BFFFh,
this register will contain the valid data byte.
AT
Slow ROM Access Time Register
This 8-bit register represents the access time of the slow ROM.
P0, P1, P2, P3
I/O Port Data Registers
Each port has a data register. Writing a one to a bit in this register
causes the corresponding output port pin to switch high. Writing a
zero causes the output port pin to switch low. When used as an
input, the external state of a port pin will be held in the
corresponding data register.
DIR0, DIR1, DIR2, DIR3
I/O Port Direction Registers
Each port has a direction register. When set (=1) the port pin is an
output. When cleared (=0), the port pin in an input.
P0UD, P1UD, P2UD, P3UD
I/O Port Pull-Up/Pull-Down Control Registers
Each port has an Up/Down register.
Each bit configured as an input can also have a pull-up or
pull-down when the corresponding bit in the pull-up/pull-down
control register is set or cleared respectively.
P0EN, P1EN, P2EN, P3EN
I/O Port Pull-Up/Down Enable Registers
Each port has a Up/Down Enable register. It enables this option
for tie-off when the corresponding bit is set. It is disabled when
cleared.
POPT
Port Option Register
For port 0 and 1, several additional options are provided. This
register control those features : sleep, wake-up, mux channel,
watchdog timer, etc.
ADCH, ADCL
ADC Data Register
The result of analog-to-digital conversion is stored in 10-bit register.
The register is updated at the rate specified by the sampling
frequency from channel A. Content of this register are to be stored
in somewhere by the micro-controller.
ISL, ISH
Interrupt Status Register
This 9-bit register will indicate which source has triggered the INT1
signal of the micro-controller core.
IENL, IENH
Interrupt Enable Register
This 9-bit register enable/disable those 9-source to ISR register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MV2101 | Silicon Tuning Diodes |
| MV2105 | Silicon Tuning Diodes |
| MV2109 | Silicon Tuning Diodes |
| MV2101 | Silicon Tuning Diode |
| MV2109 | Silicon Tuning Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MV120-NIST | 功能描述:數(shù)字萬用表 MULTIVIEW WITH NIS RoHS:否 制造商:Tektronix 產(chǎn)品:Multimeters 類型:Bench 準(zhǔn)確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計(jì)數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測距: 真均方根值: 數(shù)據(jù)保持: |
| MV125-2A-2G | 制造商:Raytheon 功能描述: 制造商:RAYTHN 功能描述: |
| MV-127032-10-8A | 制造商:TE Connectivity 功能描述:Labels Thermal Transfer Printable Label Polyester Matte Silver 12.7x3.2mm |
| MV-127111-10-8A | 功能描述:LABEL ID PRODUCT RoHS:是 類別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 標(biāo)簽，標(biāo)記 系列:MV 標(biāo)準(zhǔn)包裝:1 系列:PANACEA™ 類型:標(biāo)簽 標(biāo)簽類型:熱敏式 標(biāo)簽尺寸:0.75" x 26.2'（19.1mm x 8.0m） 材質(zhì):聚酯 顏色:透明 適用于相關(guān)產(chǎn)品:熱敏打印機(jī) 包裝:卷 其它名稱:298-1346 |
| MV-127127-10-8A | 功能描述:打印機(jī) MV .5/.5" LABEL PRICE PER LABEL RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。