參數(shù)資料
型號(hào): MTD20N03HDL
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: 1.5 A Switch-Mode Power Supply with Linear Regulator
中文描述: 1.5開(kāi)關(guān)模式電源,線性穩(wěn)壓器
文件頁(yè)數(shù): 4/38頁(yè)
文件大?。?/td> 739K
代理商: MTD20N03HDL
Analog Integrated Circuit Device Data
Freescale Semiconductor
4
34701
TERMINAL CONNECTIONS
20
CS
Current Sense
Current sense terminal of the LDO. Overcurrent protection of the linear regulator
external power MOSFET. The voltage drop over the LDO current sense resistor RS
is sensed between the CS and LDO terminals. The LDO current limit can be adjusted
by selecting the proper value of the current sensing resistor RS.
21
LDRV
Linear Drive
LDO gate drive of the external pass N-channel MOSFET.
22
VIN1
Input Voltage 1
The input supply terminal for the integrated circuit. The internal circuits of the IC are
supplied through this terminal.
23
VDDI
Power Supply
Internal supply voltage. A ceramic low ESR 1uF 6V X5R or X7R capacitor is
recommended.
26
ADDR
Address
I
2
C address selection. This terminal can either be left open, tied to VDDI, or
grounded through a 10 k
resistor.
27
EN1
Enable 1
Enable 1 Input. The combination of the logic state of the Enable 1 and Enable 2
inputs determines operation mode and type of power sequencing of the IC.
28
EN2
Enable 2
Enable 2 Input. The combination of the logic state of the Enable 1 and Enable 2
inputs determines operation mode and type of power sequencing of the IC.
29
RT
Reset Timer
This terminal allows programming of the Power-ON Reset delay by means of an
external RC network.
30
RST
Reset Output
(Active LOW)
The Reset Control circuit monitors both the switching regulator and the LDO
feedback voltages. It is an open drain output and has to be pulled up to some supply
voltage (e.g., the output of the LDO) by an external resistor.
31
CLKSEL
Clock Selection
This terminal sets the CLKSYN terminal as either an oscillator output or a
synchronization input terminal. The CLKSEL terminal is also used for the I
2
C
address selection.
32
CLKSYN
Clock Synchronization
Oscillator output/synchronization input terminal.
Table 1.
Terminal Function Description (continued)
A functional description of each terminal can be found in the
FUNCTIONAL TERMINAL DESCRIPTION
section beginning
on
page 15
.
Terminal
Terminal
Name
Formal Name
Definition
相關(guān)PDF資料
PDF描述
MTD20N03HDL TMOS POWER FET LOGIC LEVEL 20 AMPERES 30 VOLTS RDS(on) = 0.035 OHM
MTD20N03HL HDTMOS E-FET High Density Power FET DPAK for Surface Mount
MTH-50 Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz
MTH-50PIN Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz
MTP3N60 N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTD20N03HDLT4 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 30V 20A 3-Pin(2+Tab) DPAK T/R
MTD20N03HL 制造商:Motorola Inc 功能描述:20N03HL
MTD20N06 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TMOS POWER FET 20 AMPERES 60 VOLTS RDS(on) = 0.080 OHM
MTD20N06HD 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 60V 20A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK
MTD20N06HD-1 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 20 Amps, 60 Volts N−Channel DPAK