參數(shù)資料
型號(hào)： MTD20N03HDL
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： 1.5 A Switch-Mode Power Supply with Linear Regulator
中文描述： 1.5開關(guān)模式電源，線性穩(wěn)壓器
文件頁(yè)數(shù)： 30/38頁(yè)
文件大?。?/td> 739K
代理商： MTD20N03HDL
Analog Integrated Circuit Device Data
Freescale Semiconductor
30
34701
TYPICAL APPLICATION
The frequency of the zero created by the ESR of the output
capacitor C
O
is calculated as:
Where C
O
is the value of the buck regulator output
capacitor, and ESR is the equivalent series resistance of the
output capacitor.
The frequency of the compensating network pole can be
calculated as follows:
The well designed and compensated buck regulator
should yield at least 45 deg. phase margin
Φ
m
of its overall
loop as depicted in the
Figure 30
, page
29
.
Selecting Buck Regulator Output Voltage
The 34701 buck regulator output voltage can be set by
selecting the right value of the resistors R1, R2 and R4, and
can be determined from the following formula (see
Figure 29
,
page
29
for the component references):
Where V
Ref
is the buck regulator reference voltage
(V
Ref
= 0.8 V typ.) at the INV terminal,
V
O
is the selected output voltage,
I
O
is the output load current,
R
L
is the DC resistance of the inductor L.
It is apparent that the buck regulator output voltage is
affected by the voltage drop caused by the inductor serial
resistance and the regulator output current. In those
applications which do not require precise output voltage,
setting the formula for calculating selected output voltage can
be simplified as follows:
Linear Regulator Output Voltage
The output voltage of the linear regulator (LDO) can be set
by a simple resistor divider according to the following formula:
Where V
Ref
is the linear regulator reference voltage
(V
Ref
= 0.8 V typ.) at the LFB terminal,
V
LDO
is the LDO selected output voltage,
R
U
is the “upper” resistor of the LDO resistor divider,
R
L
is the “l(fā)ower” resistor of the LDO resistor divider.
Figure 31
describes the 34701 linear regulator circuit with
the resistor divider R
U
, R
L
setting the output voltage V
LDO
.
Figure 31. 34701Linear Regulator Circuit
Linear Regulator Current Limit
As described in the Linear Regulator Functional
Description section, the current limit of the linear regulator
can be adjusted by means of an external current sense
resistor R
S
. The voltage drop caused by the regulator output
current flowing through the current sense resistor R
S
is
sensed between the LDO and the CS terminals. When the
sensed voltage exceeds 50 mV (typical), the current limit
timer starts to time out while the control circuit limits the
output current. If the overcurrent condition lasts for more than
10 ms, the linear regulator is shut off and turned on again
after 100 ms. This type of operation provides equivalent
protection to the analog “current foldback” operation.
It is important to keep in mind that the amount of capacitive
load which can be supplied by the by the linear regulator is
limited by the setting of the LDO current limit. During the
power-up period, the linear regulator operates in the current
limit, supplying the current into the load of the LDO, which
includes all the capacitors connected to the regulator output.
If the total amount load is so large that the regulator could not
reach its regulation voltage in 10 ms during the power-up, it
turns off and tries to power up again after 100 ms. This
situation may lead to the power-up oscillations.
Linear Regulator External MOSFET
The linear regulator uses an external N-channel power
MOSFET to provide a pass element for the power path. The
selection of the proper type of the external power MOSFET is
critical for optimum performance and safe operation of the
linear regulator.
The power MOSFET’s threshold voltage, R
DS(on)
, gate
charge, capacitances and transconductance are important
parameters for the stable operation of the linear regulator
while the package of the power MOSFET determines the
f
z ESR
)
2
C
O
ESR
------------1
=
f
p c
( )
R1
+
2
π
C2
R3
)
----R1R3
-----------------1
=
R2
V
Ref
V
------------+
I
R
×
R4
(
)
–
V
--------–
V
R1
+
-V
×
=
R2
V
Ref
V
O
V
Ref
–
(
)
R1
R4
R4
+
×
-R1
)
×
------------------------------1
×
=
V
LDO
V
Ref
1
R
U
R
L
-------
+
×
=
LDRV
CS
LDO
LFB
MC34701
2.8 V to 6.0 V Input
VIN1
RS
RU
RL
CLDO
VLDO
LCMP
LDO
Compensation
相關(guān)PDF資料
PDF描述
MTD20N03HDL TMOS POWER FET LOGIC LEVEL 20 AMPERES 30 VOLTS RDS(on) = 0.035 OHM
MTD20N03HL HDTMOS E-FET High Density Power FET DPAK for Surface Mount
MTH-50 Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz
MTH-50PIN Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz
MTP3N60 N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTD20N03HDLT4 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 30V 20A 3-Pin(2+Tab) DPAK T/R
MTD20N03HL 制造商:Motorola Inc 功能描述:20N03HL
MTD20N06 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TMOS POWER FET 20 AMPERES 60 VOLTS RDS(on) = 0.080 OHM
MTD20N06HD 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 60V 20A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK
MTD20N06HD-1 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 20 Amps, 60 Volts N−Channel DPAK
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*