• <dfn id="8z53e"></dfn>
  • <samp id="8z53e"></samp>
  • <td id="8z53e"><tbody id="8z53e"><dfn id="8z53e"></dfn></tbody></td>
    參數(shù)資料
    型號: MT9196
    廠商: Mitel Networks Corporation
    英文描述: Integrated Digital Phone Circuit (IDPC)(集成數(shù)字電話電路)
    中文描述: 綜合數(shù)字電話電路(前列腺偶發(fā)癌)(集成數(shù)字電話電路)
    文件頁數(shù): 10/43頁
    文件大小: 278K
    代理商: MT9196
    MT9196
    7-144
    IDPC. During a valid read transfer from IDPC data
    simultaneously clocked out by the micro is ignored
    by IDPC.
    All data transfers through the microport are two-byte
    transfers requiring the transmission of a Command/
    Address byte followed by the data byte written or
    read from the addressed register. CS must remain
    asserted for the duration of this two-byte transfer. As
    shown in Figures 5 and 6 the falling edge of CS
    indicates to the IDPC that a microport transfer is
    about to begin. The first 8 clock cycles of SCLK after
    the falling edge of CS are always used to receive the
    Command/Address byte from the microcontroller.
    The Command/Address byte contains information
    detailing whether the second byte transfer will be a
    read or a write operation and at what address. The
    next 8 clock cycles are used to transfer the data byte
    Figure 5 - Serial Port Relative Timing for Intel Mode 0
    Figure 6 - Serial Port Relative Timing for Motorola Mode 00/National Microwire
    D
    0
    D
    1
    D
    2
    D
    3
    D
    4
    D
    5
    D
    6
    D
    7
    D
    0
    D
    1
    D
    2
    D
    3
    D
    4
    D
    5
    D
    6
    D
    7
    D
    0
    D
    1
    D
    2
    D
    3
    D
    4
    D
    5
    D
    6
    D
    7
    X
    X
    A
    4
    A
    3
    A
    2
    A
    1
    A
    0
    R/W
    D
    0
    D
    1
    D
    2
    D
    3
    D
    4
    D
    5
    D
    6
    D
    7
    D
    0
    D
    1
    D
    2
    D
    3
    D
    4
    D
    5
    D
    6
    D
    7
    Delays due to internal processor timing which are transparent to IDPC.
    The IDPC:- latches received data on the rising edge of SCLK.
    - outputs transmit data on the falling edge of SCLK.
    y
    The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
    subsequent byte is always data until terminated via CS returning high.
    A new COMMAND/ADDRESS byte may be loaded only byCS cycling high then low again.
    The COMMAND/ADDRESS byte contains:
    1 bit - Read/Write
    5 bits - Addressing Data
    2 bits - Unused
    y
    COMMAND/ADDRESS
    DATA INPUT/OUTPUT
    COMMAND/ADDRESS:
    DATA 1
    RECEIVE
    DATA 1
    TRANSMIT
    SCLK
    CS
    D
    7
    D
    0
    D
    7
    D
    6
    D
    5
    D
    4
    D
    3
    D
    2
    D
    1
    D
    0
    D
    7
    D
    6
    D
    5
    D
    4
    D
    3
    D
    2
    D
    1
    D
    0
    D
    7
    D
    6
    D
    5
    D
    4
    D
    3
    D
    2
    D
    1
    D
    0
    D
    7
    D
    6
    D
    5
    D
    4
    D
    3
    D
    2
    D
    1
    D
    0
    D
    7
    D
    6
    D
    5
    D
    4
    D
    3
    D
    2
    D
    1
    D
    0
    y
    COMMAND/ADDRESS
    DATA INPUT/OUTPUT
    COMMAND/ADDRESS:
    DATA 2
    RECEIVE
    DATA 1
    TRANSMIT
    SCLK
    CS
    R/W
    X
    A
    4
    A
    3
    A
    2
    A
    1
    A
    0
    X
    D
    7
    D
    0
    Delays due to internal processor timing which are transparent to IDPC.
    The IDPC:- latches received data on the rising edge of SCLK.
    - outputs transmit data on the falling edge of SCLK.
    y
    The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
    subsequent byte is always data until terminated via CS returning high.
    A new COMMAND/ADDRESS byte may be loaded only byCS cycling high then low again.
    The COMMAND/ADDRESS byte contains:
    1 bit - Read/Write
    5 bits - Addressing Data
    2 bits - Unused
    相關(guān)PDF資料
    PDF描述
    MT91L60 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器)
    MT91L61 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器)
    MT91L61 ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
    MT91L61AE ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
    MT91L61AN ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MT9196AE 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube
    MT9196AE1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP
    MT9196AP 制造商:Microsemi Corporation 功能描述:
    MT9196AP1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC
    MT9196APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated Digital Phone Circuit (IDPC)