- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383645 > MT9162 (Mitel Networks Corporation) ISO2-CMOS 5 Volt Single Rail Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9162 |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | Codec |
| 英文描述： | ISO2-CMOS 5 Volt Single Rail Codec |
| 中文描述： | ISO2 - 5伏的CMOS單鐵編解碼器 |
| 文件頁(yè)數(shù)： | 4/17頁(yè) |
| 文件大小： | 83K |
| 代理商： | MT9162 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
MT9162
Advance Information
7-164
Table 2: Bit Clock Rate Selection
TxMute pin is high. When either of these pins are low
their respective paths function normally. The -Zero
entry of Table 1 is used for the quiet code definition.
SSI Mode
The SSI BUS consists of input and output serial data
streams named Din and Dout respectively, a Clock
input signal (CLOCKin), and a framing strobe input
(STB). A 4.096 MHz master clock is also required for
SSI operation if the bit clock is less than 512 kHz.
The timing requirements for SSI are shown in
Figures 5 & 6.
In SSI mode the MT9162 supports only B-Channel
operation. Hence, in SSI mode transmit and receive
B-Channel data are always in the channel defined by
the STB input.
The data strobe input STB determines the 8-bit
timeslot used by the device for both transmit and
receive data. This is an active high signal with an 8
kHz repetition rate.
SSI operation is separated into two categories based
upon the data rate of the available bit clock. If the bit
clock is 512 kHz or greater then it is used directly by
the internal MT9162 functions allowing synchronous
operation. If the available bit clock is 128 kHz or 256
kHz, then a 4096 kHz master clock is required to
derive clocks for the internal MT9162 functions.
Applications where Bit Clock (BCL) is below 512 kHz
are designated as asynchronous. The MT9162 will
re-align its internal clocks to allow operation when
the external master and bit clocks are asynchronous.
Control pins CSL2, CSL1 and CSL0 are used to
program the bit rates.
CSL
2
CSL
1
CSL
0
External
Clock Bit
Rate (kHz)
CLOCKin
(kHz)
1
0
0
128
4096
1
0
1
256
4096
0
0
0
512
512
0
0
1
1536
1536
0
1
0
2048
2048
0
1
1
4096
4096
Figure 3 - Audio Gain Partitioning
Serial
Port
Filter/Codec and Analog Interface
PCM
D
in
Receive
Filter Gain
0 dB
Receiver
Driver
-2.05 dB
Aout +
Aout-
20k
Internal To Device
External To Device
AIN+
AIN-
Transmit
Gain
8.42 dB
Transmit Gain
-0.37 dB
Transmit Filter
Gain
0 to +7 dB
(1 dB steps)
PCM
Analog
Input
D
out
Decoder
Encoder
2.05 dB
-2.05 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9171 | Digital Subscriber Interface Circuit with RxSB(數(shù)字用戶接口電路（帶接收同步位）) |
| MT9172 | Digital Network Interface Circuit with RxSB(數(shù)字網(wǎng)絡(luò)接口電路（帶接收同步位）) |
| MT9173AE | Digital Subscriber Interface Circuit with RxSB |
| MT9173AN | Digital Subscriber Interface Circuit with RxSB |
| MT9173AP | Digital Subscriber Interface Circuit with RxSB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9162AE | 制造商:Microsemi Corporation 功能描述:CODEC 20PDIP - Rail/Tube |
| MT9162AN | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:5 Volt Single Rail Codec |
| MT9162AN1 | 制造商:Microsemi Corporation 功能描述:CODEC A/ULAW 5V SSOP 制造商:Microsemi Corporation 功能描述:CODEC 20SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SSOP |
| MT9162AS | 制造商:Microsemi Corporation 功能描述:CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC MFC 5V 20SOIC |
| MT9171 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。