- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359235 > MT90826AV (ZARLINK SEMICONDUCTOR INC) Quad Digital Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90826AV |
| 廠(chǎng)商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類(lèi)： | 路由/交換 |
| 英文描述： | Quad Digital Switch |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA144 |
| 封裝： | 13 X 13 MM, 1.25 MM HEIGHT, MO-192, LBGA-144 |
| 文件頁(yè)數(shù)： | 10/46頁(yè) |
| 文件大?。?/td> | 571K |
| 代理商： | MT90826AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
MT90826
Data Sheet
10
Zarlink Semiconductor Inc.
Pin Description
Pin # MQFP
Pin # PBGA
Pin # LBGA
Name
Description
12,22,33,54,
66,77,90,101,
112,125,136,
147,157
D5,D6,D7,D8,D9,
E4,E10,F4,
F10,G4,G10,
H4,J4,J10,K5,
K6,K7
D5,D6,D7,E9,
F4,F9,G4,H4,
J6,J7,J8
V
DD
+3.3 Volt Power Supply.
11,21,32,45,
53,60,65,71,
76,84,89,95,
100,106,111,
117,124,130,
135,141,146,
156
D4,D10,E5,E6,
E7,E8,E9,F5,
F9,G5,G9,H5,
H9,H10,J5,J6,
J7,J8,J9,K4
D4,D9,E5,E6,
E7,E8,F5,F6,
F7,F8,G5,G6,
G7,G8,H5,H6,
H7,H8,J4
V
ss
Ground.
34
N11
M10
TMS
Test Mode Select (3.3 V Input with
Internal pull-up).
JTAG signal that
controls the state transitions of the TAP
controller. This pin is pulled high by an
internal pull-up when not driven.
35
M11
M11
TDI
Test Serial Data In (3.3 V Input with
Internal pull-up).
JTAG serial test
instructions and data are shifted in on
this pin. This pin is pulled high by an
internal pull-up when not driven.
36
N12
L11
TDO
Test Serial Data Out (3.3 V Output).
JTAG serial data is output on this pin
on the falling edge of TCK. This pin is
held in high impedance state when
JTAG scan is not enabled.
37
N13
L10
TCK
Test Clock (5 V Tolerant Input).
Provides the clock to the JTAG test
logic.
38
M12
M12
TRST
Test Reset (3.3 V Input with internal
pull-up).
Asynchronously initializes the
JTAG TAP controller by putting it in the
Test-Logic-Reset state. This pin is
pulled by an internal pull-up when not
driven. This pin should be pulsed low
on power-up, or held low, to ensure that
the device is in the normal functional
mode.
42
L11
K11
IC1
Internal Connection 1 (3.3 V Input
with internal pull-down).
Connect to
V
SS
for normal operation.
43
M13
K10
RESET
Device Reset (5 V Tolerant Input).
This input (active LOW) puts the device
in its reset state which clears the
device internal counters and registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90840AL | Distributed Hyperchannel Switch |
| MT90866AG2 | Flexible 4 K x 2.4 K Channel Digital Switch with H.110 Interface and 2.4 K x 2.4 K Local Switch |
| MT90869 | Flexible 16K Digital Switch (F16kDX) |
| MT90869AG | Flexible 16K Digital Switch (F16kDX) |
| MT90870 | Flexible 12 k Digital Switch (F12kDX) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90840 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Distributed Hyperchannel Switch |
| MT90840AK | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Distributed Hyperchannel Switch |
| MT90840AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 512 X 2430/512 X 512/2.373K X 2.373K 5V 100MQFP - Trays |
| MT90840AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 512 X 2430/512 X 512/2.373K X 2.373K 5V 100MQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH DHS 100MQFP 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH DHS 100MQFP |
| MT90840AP | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 512 X 2430/512 X 512/2.373K X 2.373K 5V 84PLCC - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。