參數(shù)資料
型號： MT90810
廠商： Mitel Networks Corporation
英文描述： Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路)
中文描述： 柔性MVIP（多廠商集成協(xié)議）接口電路（彈性MVIP接口電路）
文件頁數(shù)： 12/33頁
文件大小： 176K
代理商： MT90810
MT90810
Preliminary Information
2-180
in the timeslot will be DMA’ed from the local serial
data stream. DMA write requests can also occur in
bursts of up to four 8 bit channels. The data for write
requests is actually staggered by one DMA request
for each stream. This means that the data written
into the device due to a DMA write request of a given
channel, is not actually written to that channel but to
the next channel enabled for DMA on the same
stream.
If a DMA read or write request is not completely
served by the time the next request needs to be
asserted, a DMA overrun error occurs. This causes
the corresponding overrun bit in the MCS register, as
well as, the ERR bit to be set. DMA access can be
throttled by disabling DMA for several timeslots in
between channels that have DMA enabled.
PLL Diagnostic
Diagnostic for the PLL is available via a diagnostic
register. The register contains bits which should
never be set under normal operating conditions. Two
bits in the register SEL_XIN or VCO_BYP may be
set if the user wishes to bypass the internal analog
PLL or VCO, respectively. The bits are defined in
Table 17 - “Diagnostic (DIAG_REG) Register”.
Bit
Name
Description (This register is cleared upon reset)
7
PLL_UNLCK
The bit will be asserted if the on-chip PLL goes out of lock. The ERR pin of the FMIC
will also be asserted high. The PLL_UNLCK bit will remain asserted until a zero is
written to it.
When asserted, the bits indicate that a DMA overrun condition occurred on the DMA
Read/Write channel, respectively. The ERR pin of the FMIC will also be asserted. The
DMAR/W_OV bits will remain asserted until zeros are written to them.
The bit monitors activity on the C4b pin of the MVIP bus and is asserted if there has
been no activity on the C4b pin for 4
μ
s. The ERR pin of the FMIC will also be asserted
high. The CLK_ERR bit will remain asserted until a zero is written to it
When set, enables the FMIC to drive the MVIP clock signals and consequently to
become master of the MVIP bus. When cleared, FMIC becomes slave of MVIP bus.
The bit should be set to enable DMA operations only after the DMA control registers
have been initialized
When cleared, all MVIP signals are high impedance and LD0&2 are set to logic 1,
LD1&3 are set to logic 0. The bit should be set to enable the FMIC to drive data onto the
streams only after the chip has been initialized
When set, clears all registers in the FMIC control space but does NOT clear connection
and data memory. The bit must be cleared for normal operation
Table 3 - Master Control/Status Register [00]
6
5
DMAW_OV
DMAR_OV
4
CLK_ERR
3
MVIP_MST
2
DMA_EN
1
FMIC_EN
0
RESET
Bit
Bit Function
7:0
Bits 0 to 7 of the Indirect Address
Table 4 -Low Address Register [01]
相關(guān)PDF資料
PDF描述
MT90812 Integrated Digital Switch (IDX)(集成數(shù)字開關(guān))
MT90840AK Distributed Hyperchannel Switch
MT90840AP Distributed Hyperchannel Switch
MT9085B PAC - Parallel Access Circuit(并行存取電路)
MT9092 Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90810AK 制造商:Microsemi Corporation 功能描述:
MT90812 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX)
MT90812AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays
MT90812AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH
MT90812AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*