參數(shù)資料
型號(hào): MT9042
廠商: Mitel Networks Corporation
英文描述: Global Digital Trunk Synchronizer
中文描述: 全球數(shù)字集群同步
文件頁(yè)數(shù): 3/16頁(yè)
文件大小: 122K
代理商: MT9042
Preliminary Information
MT9042
3-99
13
C2
Clock 2.048 MHz (CMOS compatible).
This output is a 2.048 MHz (E1) output clock
locked to the selected reference input signal.
14
C4
Clock 4.096 MHz (CMOS compatible).
This output is a 4.096 MHz output clock locked to
the selected reference input signal.
15
V
SS
C8
Negative Power Supply Voltage.
Nominally 0 Volts.
16
Clock 8.192 MHz (CMOS compatible).
This output is an 8.192 MHz output clock locked to
the selected reference input signal.
17
C16
Clock 16.384 MHz (CMOS compatible).
This output is a 16.384 MHz output clock locked
to the selected reference input signal.
18
V
DD
GTi
Positive Supply Voltage.
Nominally +5 volts.
19
Guard Time Input (TTL Level Schmitt Trigger).
This TTL level Schmitt trigger input is
used to determine the threshold level of the RC generated (guard) time constant. This
function filters out unwanted rearrangements between the PRI and SEC reference input
signals.
20
GTo
Guard Time Output (CMOS compatible).
This is a CMOS buffered output used to drive the
external RC generated (guard) time constant circuit.
21
LOSS2
Reference Loss Indicator - 2 Input (TTL compatible).
This input, in conjunction with
LOSS1, comprises a set of signals which control the event driven state machine when the
PLL is operating in AUTOMATIC mode (see Table 4).
22
LOSS1
Reference Loss Indicator - 1 Input (TTL compatible).
This input, in conjunction with
LOSS2, comprises a set of signals which control the event driven state machine when the
PLL is operating in AUTOMATIC mode (see Table 4).
23
MS2
Mode Select - 2 Input (TTL compatible).
This input, in conjunction with MS1, selects the
PLL mode of operation (i.e.,NORMAL, HOLDOVER, FREERUN, or AUTOMATIC; see Table
1).
24
MS1
Mode Select - 1 Input (TTL compatible).
This input, in conjunction with MS2, selects the
PLL mode of operation (i.e., NORMAL, HOLDOVER, FREERUN, or AUTOMATIC; see Table
1).
25
RSEL
Input Reference Select (TTL compatible).
When LOW this input selects PRI as the
reference input signal, and when HIGH, selects SEC as the reference input signal (see Table
2).
26
FSEL2
Frequency Select - 2 Input (TTL compatible).
This input, in conjunction with FSEL1,
selects the frequency of the input reference source (i.e., 8 kHz, 1.544 MHz, or 2.048 MHz;
see Table 3).
27
FSEL1
Frequency Select - 1 Input (TTL compatible).
This input, in conjunction with FSEL2,
selects the frequency of the input reference source (i.e., 8 kHz, 1.544 MHz, or 2.048 MHz;
see Table 3).
28
RST
Reset (TTL compatible).
This input (active LOW) puts the MT9042 in its reset state. To
guarantee proper operation, the device must be reset after power-up. The time constant for
a power-up reset circuit must be a minimum of five times the rise time of the power supply. In
normal operation, the RST pin must be held low for a minimum of 60 nsec to reset the
device.
Pin Description (continued)
Pin #
Name
Description
相關(guān)PDF資料
PDF描述
MT9042AP Global Digital Trunk Synchronizer
MT9044 T1/E1/OC3 System Synchronizer
MT9044AL T1/E1/OC3 System Synchronizer
MT9044AP T1/E1/OC3 System Synchronizer
MT9045 T1/E1/OC3 System Synchronizer(T1/E1/OC3 系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9042AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Global Digital Trunk Synchronizer
MT9042C 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multitrunk System Synchronizer
MT9042CP 制造商:Microsemi Corporation 功能描述: 制造商:Mitel Networks Corporation 功能描述:
MT9042CP1 制造商:Microsemi Corporation 功能描述:SYNCHRONIZER 28PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:PB FREE MULTITRUNK SYSTEM SYNCHRONIZER 制造商:Zarlink Semiconductor Inc 功能描述:SYNCHRONIZER 28PLCC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE MULTITRUNK SYSTEM SYNCHRONIZER
MT9042CPR1 制造商:Microsemi Corporation 功能描述:SYNCHRONIZER 28PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:SYNCHRONIZER 28PLCC - Tape and Reel