- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384755 > MT8LSDT3264AGI-133 (Micron Technology, Inc.) SYNCHRONOUS DRAM MODULE PDF資料下載
參數(shù)資料
| 型號： | MT8LSDT3264AGI-133 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | SYNCHRONOUS DRAM MODULE |
| 中文描述： | 同步DRAM模塊 |
| 文件頁數(shù)： | 18/24頁 |
| 文件大?。?/td> | 614K |
| 代理商： | MT8LSDT3264AGI-133 |
256MB / 512MB (x64)
168-PIN SDRAM DIMMs
32,64 Meg x 64 SDRAM DIMMs
SD8_16C32_64x64AG_C.fm - Rev. C 11/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
18
2002, Micron Technology Inc.
SPD Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions (as
shown in Figure 7 and Figure8).
SPD Start Condition
All commands are preceded by the start condition,
which is a HIGH-to-LOW transition of SDA when SCL
is HIGH. The SPD device continuously monitors the
SDA and SCL lines for the start condition and will not
respond to any command until this condition has been
met.
SPD Stop Condition
All communications are terminated by a stop condi-
tion, which is a LOW-to-HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the SPD device into standby power mode.
SPD Acknowledge
Acknowledge is a software convention used to indi-
cate successful data transfers. The transmitting device,
either master or slave, will release the bus after trans-
mitting eight bits. During the ninth clock cycle, the
receiver will pull the SDA line LOW to acknowledge
that it received the eight bits of data (as shown in
Figure 9).
The SPD device will always respond with an
acknowledge after recognition of a start condition and
its slave address. If both the device and a WRITE oper-
ation have been selected, the SPD device will respond
with an acknowledge after the receipt of each subse-
quent eight bit word. In the read mode the SPD device
will transmit eight bits of data, release the SDA line and
monitor the line for an acknowledge. If an acknowl-
edge is detected and no stop condition is generated by
the master, the slave will continue to transmit data. If
an acknowledge is not detected, the slave will termi-
nate further data transmissions and await the stop
condition to return to standby power mode.
Figure 7: Data Validity
Figure 8: Definition of Start and Stop
Figure 9: Acknowledge Response From Receiver
SCL
SDA
DATA STABLE
DATA STABLE
DATA
CHANGE
SCL
SDA
START
BIT
STOP
BIT
SCL from Master
Data Output
from Transmitter
Data Output
from Receiver
9
8
Acknowledge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT16LSDT6464AGI-133 | SYNCHRONOUS DRAM MODULE |
| MT8LSDT3264AG-13E | SYNCHRONOUS DRAM MODULE |
| MT8LSDT3264AI | SYNCHRONOUS DRAM MODULE |
| MT16LSDT6464AG-10E | SYNCHRONOUS DRAM MODULE |
| MT16LSDT6464AG-133 | SYNCHRONOUS DRAM MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8LSDT3264AI | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM MODULE |
| MT8LSDT3264AI-133D2 | 制造商:Micron Technology Inc 功能描述:256MB 32MX64 SYNCH DRAM MODULE IND TEMP DIMM 3.3V NON BUF - Trays |
| MT8LSDT3264AY-133D2 | 功能描述:MODULE SDRAM 256MB 168DIMM RoHS:是 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT8LSDT3264AY-133G1 | 功能描述:MODULE SDRAM 256MB 168UDIMM RoHS:是 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT8LSDT3264AY13ED2 | 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。