
MSX532 Mini Data Sheet
Matrix Switching Crossbar Device
Last Modified: November 8, 1999
PRELIMINARY
MSX532 FEATURES
SRAM-based, in-system programmable
3.3V operation, LVTTL I/O’s (5V tolerant)
Switch Matrix
Non-blocking: One-to-One and One-to-Many
connections
Double-buffered configuration RAM cells for
simultaneous global updates
532 Configurable I/O Ports
Individually programmable as input, output,
bi-directional, or Bus Repeater mode
Control Signals per I/O pin: 2 input enable
pins, 2 output enable pins, 3 clock pins (2
clock sources plus 1 clock from the next-
neighbor pin)
Output data inversion: capable of inverting
output signals
Registered and Flow-through data modes
200MHz clock frequency in registered mode
300Mbps in Flow-through mode
5ns propagation delay in Flow-through mode
Less than 1ns output-to-output skew
Programmable output slew rate
8mA output current
Dedicated RapidConfigure parallel interface, as
well as JTAG serial interface for configuration and
readback of both the I/O Buffers and Switch
Matrix status
792-pin PBGA package
DESCRIPTION
The
MSX
family
of
SRAM-based
bit-oriented
switching devices is manufactured using a 0.35
CMOS process. The devices offer flow-through NRZ
datarates of 300Mbps and registered clock frequencies
of 200MHz. The 532 I/O Buffers (IOB’s) are
individually configured. The IOBs can be connected to
each other through the switch matrix, which supports
One-to-One and One-to-Many connections.
The proprietary RapidConfigure parallel interface
allows fast configuration of both the IOBs and switch
matrix. It also allows a readback of the device for test
and verification purposes. The MSX532 also supports
the industry standard JTAG (IEEE 1149.1) interface
for boundary scan testing. The same interface can also
be used to serially download configuration data to the
MSX532 device. The functional block diagram is
shown in Figure 1.
APPLICATIONS
Telecom and datacom switching
Video switches and servers
Test equipment
CLK_0
IE_0
OE_0
OE_2
IE_2
CLK_2
P266–P398
OE_3
IE_3
CLK_3
P399–P531
CLK_1
IE_1
OE_1
P133–P265
P0–P132
N
S
WE
Figure 1: MSX Functional Block Diagram