- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299520 > MSM82C54-2JS (OKI SEMICONDUCTOR CO., LTD.) CMOS PROGRAMMABLE INTERVAL TIMER PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM82C54-2JS |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 元件分類： | 定時(shí)器 |
| 英文描述： | CMOS PROGRAMMABLE INTERVAL TIMER |
| 中文描述： | CMOS可編程間隔計(jì)時(shí)器 |
| 文件頁數(shù)： | 9/23頁 |
| 文件大?。?/td> | 161K |
| 代理商： | MSM82C54-2JS |
17/23
Semiconductor
MSM82C54-2RS/GS/JS
Reading Counter Values
All MSM82C54-2 counting is down-counting, the counting being in steps of 2 in mode 3.
Counter values can be read during counting by. (1) direct reading, (2) counter latching (“read
on the fly”), and (3) read back command.
(1) Direct reading
Counter values can be read by direct reading operations.
Since the counter value read according to the timing of the RD and CLK signals is not
guaranteed, it is necessary to stop the counting by a gate input signal, or to interrupt the
clock input temporarily by an external circuit to ensure that the counter value is correctly
read.
(2) Counter latching
In this method, the counter value is latched by writing counter latch command, thereby
enabling a stable value to be read without effecting the counting in any way at all. The
output latch (OL) of the selected counter latches the count value when a counter latch
command is written. The count value is held until it is read by the CPU or the control word
is set again.
If a counter latch command is written again before reading while a certain counter is latched,
the second counter latch command is ignored and the value latched by the first counter latch
command is maintained.
The MSM82C54-2 features independent reading and writing from and to the same counter.
When a counter is programmed for the 2-byte counter value, the following sequence is
possible:
1. Count value (LSB) reading
2. New count value (LSB) writing
3. Count value (MSB) reading
4. New count value (MSB) writing
An example of a counter latching program is given below.
Counter latching executed for counter #1 (Read/Load 2-byte setting)
0 1 0 0
MVI A
Denotes counter latching
OUT n3
Write in control word address (n3)
IN n1
Reading of the LSB of the counter value
latched from counter #1.
n1: Conter #1 address
MOV B, A
IN n1
MOV C, A
Reading of MSB from counter #1
The counter value at this point is latching
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM82C54-2RS | CMOS PROGRAMMABLE INTERVAL TIMER |
| MSM832JLM-025 | 32K X 8 STANDARD SRAM, 25 ns, CQCC32 |
| MSM832TMB-10 | 32K X 8 STANDARD SRAM, 100 ns, CDIP28 |
| MSM9201-01 | Fluorescent Display Tube Controller Driver |
| MSM9223 | 27-Bit Duplex/Triplex VFD Controller/Driver with Digital Dimming, ADC and Keyscan |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM82C54-2JSDR1 | 制造商:ROHM Semiconductor 功能描述: |
| MSM82C54-2R3 | 制造商:OKI Semiconductor 功能描述:PROG'ABLE PERIPHERAL INTERFACE EOL211209 |
| MSM82C54-2RS | 制造商:ROHM Semiconductor 功能描述: 制造商:ROHM Semiconductor 功能描述:CMOS programmable timer 制造商:ROHM Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| MSM82C55A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS PROGRAMMABLE PERIPHERAL INTERFACE |
| MSM82C55A-2G3-2K | 制造商:OKI Semiconductor 功能描述:MSM82C55A-2G3-2K CPU I/O EOL211209 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。