- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98044 > MSM6222B-XXGS-L (OKI ELECTRIC INDUSTRY CO LTD) 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MSM6222B-XXGS-L |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 顯示控制器 |
| 英文描述： | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 26/45頁 |
| 文件大?。?/td> | 391K |
| 代理商： | MSM6222B-XXGS-L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
MSM6222B-xx
Semiconductor
32/45
H
R/W
Instruction code
L
RS
BF
DB7
O6
DB6
O5
DB5
O4
DB4
O3
DB3
O2
DB2
O1
DB1
O0
DB0
H
R/W
Instruction code
H
RS
P7
DB7
P6
DB6
P5
DB5
P4
DB4
P3
DB3
P2
DB2
P1
DB1
P0
DB0
(10) Busy flag and address counter read (Execution time is 1 ms.)
The busy flag (BF) is output by this instruction to indicate whether the MSM6222B-xx
is engaged in internal operations (BF = "H") or not (BF = "L").
When BF = "H", no new instruction is accepted. It is therefore necessary to verify BF =
"L" before inputting a new instruction.
When BF = "L", a correct address counter value is output. The address counter value
must match the DD RAM address or CG RAM address. The decision of whether it is
a DD RAM address or CG RAM address is made by the address previously set.
Since the address counter value when BF = "H" is sometimes incremented or decremented
by 1 during internal operations, it is not always a correct value.
(11) DD RAM and CG RAM data read
Character codes (bits P7 to P0) are read from the DD RAM, while character patterns (P7
to P0) from the CG RAM.
Selection of DD RAM or CG RAM is decided by the address previously set.
After reading those data, the address counter (ADC) is incremented or decremented by
1 as set by the shift mode mentioned in item "(3) shift mode set".
The execution time, when the OSC oscillation frequency is 250 kHz, is 40 ms.
(Note) Conditions for the reading of correct data:
1 When the DD RAM address set or CG RAM address set is input before
inputting this instruction.
2 When the cursor/display shift is input before inputting this instruction in
case the character code is read.
3 Data after the second reading from RAM when read more than 2 times.
Correct data is not output in any other case.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM6240GS-K | 64 X 16 CHARACTERS DOT MAT LCD DSPL CTLR, PQFP60 |
| MSM6262-01GS-V1K | 48 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| MSM6262-04GS-BK | 48 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| MSM6262-XXGS-BK | 48 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| MSM63182A-XXX | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC107 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM-6226 | 制造商:ICP DAS USA, IN 功能描述:24-Port L2 Plus Managed Fast Ethernet Switch + 2 TP/SFP Giga |
| MSM-6226G | 制造商:ICP DAS USA, IN 功能描述:20-Port 10/100/1000 Base L2 Plus Managed Switch |
| MSM6234 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DTMF Tone Dialer LSI |
| MSM6234RS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DTMF Tone Dialer LSI |
| MSM6240 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。