- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359651 > MSC8122TVT6400V (飛思卡爾半導(dǎo)體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | MSC8122TVT6400V |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 39/88頁 |
| 文件大?。?/td> | 983K |
| 代理商： | MSC8122TVT6400V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AC Timings
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
2-5
2.5.1
Output Buffer Impedances
2.5.2
Starting the device requires coordination among several input sequences including clocking, reset, and power.
Section 2.5.3
describes the clocking characteristics.
Section 2.5.4
describes the reset and power-up characteristics.
You must use the following guidelines when starting up an MSC8122 device:
Start-Up Timing
PORESET
and
TRST
must be asserted externally for the duration of the power-up sequence. See
Table 2-10
for timing.
If possible, bring up the
V
DD
and
V
DDH
levels together. For designs with separate power supplies, bring up
the
V
DD
levels and then the
V
DDH
levels (see
Figure 2-3
).
CLKIN
should start toggling at least 16 cycles (starting after
V
DDH
reaches its nominal level) before
PORESET
deassertion to guarantee correct device operation (see
Figure 2-2
and
Figure 2-3
).
CLKIN
must not be pulled high during
V
DDH
power-up.
CLKIN
can toggle during this period.
The following figures show acceptable start-up sequence examples.
Figure 2-2
shows a sequence in which
V
DD
and
V
DDH
are raised together.
Figure 2-3
shows a sequence in which
V
DDH
is raised after
V
DD
and
CLKIN
begins to toggle
as
V
DDH
rises.
Table 2-5.
Output Buffer Impedances
Output Buffers
Typical Impedance (
Ω
)
System bus
Memory controller
Parallel I/O
Note:
50
50
50
These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature.
Figure 2-2.
Start-Up Sequence with V
DD
and V
DDH
Raised Together
V
Time
o.5 V
3.3 V
1.2 V
V
DDH
Nominal Level
PORESET/TRST Asserted
V
DD
/V
DDH
Applied
V
DD
Nominal Level
CLKIN Starts Toggling
PORESET/TRST Deasserted
1
2.2 V
V
DDH
= Nominal Value
V
DD
= Nominal Value
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8122VT8000 | Quad Core 16-Bit Digital Signal Processor |
| MC9S12XA128 | Covers, S12XD, S12XB & S12XA Families |
| MC9S12XA256 | Covers, S12XD, S12XB & S12XA Families |
| MC9S12XA512 | Covers, S12XD, S12XB & S12XA Families |
| MC9S12XB128 | Covers, S12XD, S12XB & S12XA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8122VT8000 | 功能描述:IC DSP QUAD 16B 500MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| MSC81250M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
| MSC8126 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
| MSC8126_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
| MSC8126_V15 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。