參數(shù)資料
型號(hào)： MSC8122TVT6400V
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi)： 數(shù)字信號(hào)處理
英文描述： Quad Core 16-Bit Digital Signal Processor
中文描述： 四核16位數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 33/88頁(yè)
文件大小： 983K
代理商： MSC8122TVT6400V
Dedicated Ethernet Signals
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
1-23
1.7 Dedicated Ethernet Signals
Most Ethernet signals are multiplexed with the DSI/system bus and the GPIO ports. In addition to the multiplexed
signals, there are three dedicated Ethernet signals that are described in
Table 1-8.
GPIO29
CHIP_ID3
ETHTX_EN
Input/ Output
Input
Output
General-Purpose Input Output 29
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For
details, refer to the
MSC8122
Reference Manual
GPIO programming model.
Chip ID 3
Determines the chip ID of the MSC8122 DSI. It is sampled on the rising edge of PORESET signal.
Ethernet Transmit Enable
Used to enable the Ethernet transmit controller for MII and RMII modes.
GPIO30
TIMER2
TMCLK
SDA
Input/ Output
Input/ Output
Input
Input/ Output
General-Purpose Input Output 30
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs.For
details, refer to the
MSC8122
Reference Manual
GPIO programming model.
Timer
2
Each signal is configured as either input to the counter or output from the counter. For the configuration of
the pin direction, refer to the
MSC8122 Reference Manual
.
External TIMER Clock
An external timer can connect directly to the SIU as the SIU clock.
I
2
C-Bus Data Line
This is the data line for the I
2
C bus.
GPIO31
TIMER3
SCL
Input/ Output
Input/ Output
Input/ Output
General-Purpose Input Output 31
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For
details, refer to the
MSC8122
Reference Manual
GPIO programming model.
Timer
3
Each signal is configured as either input to or output from the counter. For the configuration of the pin
direction, refer to the
MSC8122 Reference Manual
.
I
2
C-Bus Clock Line
This the clock line for the I
2
C bus.
Table 1-8.
Dedicated Ethernet Signals
Signal Name
Type
Signal Description
ETHRX_CLK
ETHSYNC_IN
Input
Input
Receive Clock
In MII mode, provides the timing reference for the receive signals.
Sync Input
In SMII mode, is the sync signal input line.
ETHTX_CLK
ETHREF_CLK
ETHCLOCK
Input
Input
Input
Transmit Clock
In MII mode, provides the timing reference for transmit signals.
Reference Clock
In RMII mode, provides the timing reference.
Ethernet Clock
In SMII mode, provides the Ethernet clock signal.
Table 1-7.
GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
MSC8122VT8000 Quad Core 16-Bit Digital Signal Processor
MC9S12XA128 Covers, S12XD, S12XB & S12XA Families
MC9S12XA256 Covers, S12XD, S12XB & S12XA Families
MC9S12XA512 Covers, S12XD, S12XB & S12XA Families
MC9S12XB128 Covers, S12XD, S12XB & S12XA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8122VT8000 功能描述:IC DSP QUAD 16B 500MHZ 431FCPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
MSC81250M 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS
MSC8126 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor
MSC8126_08 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor
MSC8126_V15 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*