參數(shù)資料
型號: MSC8122TVT6400
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
元件分類: 數(shù)字信號處理
英文描述: Quad Core 16-Bit Digital Signal Processor
中文描述: 四核16位數(shù)字信號處理器
文件頁數(shù): 6/88頁
文件大?。?/td> 983K
代理商: MSC8122TVT6400
MSC8122 Technical Data, Rev. 13
vi
Freescale Semiconductor
Features
Ethernet Controller
Designed to comply with
IEEE
Std 802 including Std. 802.3, 802.3u, 802.3x, and 802.3ac.
Three Ethernet physical interfaces:
—10/100 Mbps MII.
—10/100 Mbps RMII.
—10/100 Mbps SMII.
Full and half-duplex support.
Full-duplex flow control (automatic PAUSE frame generation or software programmed PAUSE frame generation
and recognition).
Out-of-sequence transmit queue for initiating flow-control.
Programmable maximum frame length supports jumbo frames (up to 9.6k) and virtual local area network (VLAN)
tags and priority.
Retransmission from transmit FIFO following a collision.
CRC generation and verification of inbound/outbound packets.
Address recognition:
—Each exact match can be programmed to be accepted or rejected.
—Broadcast address (accept/reject).
—Exact match 48-bit individual (unicast) address.
—Hash (256-bit hash) check of individual (unicast) addresses.
—Hash (256-bit hash) check of group (multicast) addresses.
—Promiscuous mode.
Pattern matching:
—Up to 16 unique 4-byte patterns.
—Pattern match on bit-basis.
—Matching range up to 256 bytes deep into the frame.
—Offsets to a maximum of 252 bytes.
—Programmable pattern size in 4-byte increments up to 64 bytes.
—Accept or reject frames if a match is detected.
—Up to eight unicast addresses for exact matches.
—Pattern matching accepts/rejects IP addresses.
Filing of receive frames based on pattern match; prioritization of frames.
Insertion with expansion or replacement for transmit frames; VLAN tag insertion.
RMON statistics.
Master DMA on the local bus for fetching descriptors and accessing the buffers.
Ethernet PHY can be exposed either on GPIO pins or on the high most significant bits of the DSI/system when
the DSI and the system bus are both 32 bits.
MPC8260 8-byte width buffer descriptor mode as well as 32 byte width buffer descriptor mode.
MII Bridge (MIIGSK):
—Programmable selection of the 50 MHz RMII reference clock source (external or internal).
—Independent 2 bit wide transmit and receive data paths.
—Six operating modes.
—Four general-purpose control signals.
—Programmable transmitted inter-frame bits to support inter-frame gap for frames in the SMII domain.
SMII features:
—Multiplexed only with GPIO signals
—Convey complete MII information between the PHY and MAC.
—Allow direct MAC-to-MAC communication in SMII mode.
—Can generate an interrupt request line while receiving inter-frame segments.
Feature
Description
相關(guān)PDF資料
PDF描述
MSC8122TVT6400V Quad Core 16-Bit Digital Signal Processor
MSC8122VT8000 Quad Core 16-Bit Digital Signal Processor
MC9S12XA128 Covers, S12XD, S12XB & S12XA Families
MC9S12XA256 Covers, S12XD, S12XB & S12XA Families
MC9S12XA512 Covers, S12XD, S12XB & S12XA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8122TVT6400V 功能描述:IC DSP QUAD 16B 400MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8122VT8000 功能描述:IC DSP QUAD 16B 500MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC81250M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS
MSC8126 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor
MSC8126_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor