參數(shù)資料
型號(hào): MSC8122TMP4800V
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類: 數(shù)字信號(hào)處理
英文描述: Quad Core 16-Bit Digital Signal Processor
中文描述: 四核16位數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 21/88頁(yè)
文件大?。?/td> 983K
代理商: MSC8122TMP4800V
Direct Slave Interface, System Bus, Ethernet, and Interrupt Signals
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
1-11
BR
Input/ Output
Bus Request
2
When an external arbiter is used, the MSC8122 asserts this pin as an output to request ownership of the
bus. When the MSC8122 controller is used as an internal arbiter, an external master asserts this pin as an
input to request bus ownership.
Input/ Output
Bus Grant
2
When the MSC8122 acts as an internal arbiter, it asserts this pin as an output to grant bus ownership to
an external bus master. When an external arbiter is used, it asserts this pin as an input to grant bus
ownership to the MSC8122.
Input/ Output
Data Bus Grant
2
When the MSC8122 acts as an internal arbiter, it asserts this pin as an output to grant data bus ownership
to an external bus master. When an external arbiter is used, it asserts this pin as an input to grant data
bus ownership to the MSC8122.
Address Bus Busy
1
The MSC8122 asserts this pin as an output for the duration of the address bus tenure. Following an
AACK, which terminates the address bus tenure, the MSC8122 deasserts ABB for a fraction of a bus
cycle and then stops driving this pin. The MSC8122 does not assume bus ownership as long as it senses
this pin is asserted as an input by an external bus master.
BG
DBG
ABB
IRQ4
Input/ Output
Input
Interrupt Request 4
One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the
SC140 core.
Data Bus Busy
1
The MSC8122 asserts this pin as an output for the duration of the data bus tenure. Following a TA, which
terminates the data bus tenure, the MSC8122 deasserts DBB for a fraction of a bus cycle and then stops
driving this pin. The MSC8122 does not assume data bus ownership as long as it senses that this pin is
asserted as an input by an external bus master.
DBB
IRQ5
Input/ Output
Input
Interrupt Request 5
One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the
SC140 core.
TS
Input/ Output
Bus Transfer Start
Assertion of this pin signals the beginning of a new address bus tenure. The MSC8122 asserts this signal
when one of its internal bus masters begins an address tenure. When the MSC8122 senses that this pin is
asserted by an external bus master, it responds to the address bus tenure as required (snoop if enabled,
access internal MSC8122 resources, memory controller support).
AACK
Input/ Output
Address Acknowledge
A bus slave asserts this signal to indicate that it has identified the address tenure. Assertion of this signal
terminates the address tenure.
ARTRY
Input/ Output
Address Retry
Assertion of this signal indicates that the bus master should retry the bus transaction. An external master
asserts this signal to enforce data coherency with its caches and to prevent deadlock situations.
D[0–31]
Input/ Output
Data Bus Bits 0–31
In write transactions, the bus master drives the valid data on this bus. In read transactions, the slave
drives the valid data on this bus.
Reserved
DP0
DREQ1
EXT_BR2
Input
Input/ Output
Input
Input
The primary configuration selection (default after reset) is reserved.
System Bus Data Parity 0
The agent that drives the data bus also drives the data parity signals. The value driven on the data parity
0 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 0 and
D[0–7].
DMA Request 1
Used by an external peripheral to request DMA service.
External Bus Request 2
An external master asserts this pin to request bus ownership from the internal arbiter.
Table 1-5.
DSI, System Bus, Ethernet, and Interrupt Signals (Continued)
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
MSC8122TMP6400 Quad Core 16-Bit Digital Signal Processor
MSC8122TMP6400V Quad Core 16-Bit Digital Signal Processor
MSC8122TVT4800V Quad Core 16-Bit Digital Signal Processor
MSC8122TVT6400 Quad Core 16-Bit Digital Signal Processor
MSC8122TVT6400V Quad Core 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8122TMP6400 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC PBGA PB 1.2V 105C 400MHZ RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MSC8122TMP6400V 功能描述:DSP 16BIT 400MHZ MULTI 431FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8122TVT4800V 功能描述:IC DSP QUAD 16B 300MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8122TVT6400 功能描述:DSP 16BIT 400MHZ MULTI 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8122TVT6400V 功能描述:IC DSP QUAD 16B 400MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤