- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359222 > MSC8101M1500F (MOTOROLA INC) Network Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8101M1500F |
| 廠商： | MOTOROLA INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Network Digital Signal Processor |
| 中文描述： | 64-BIT, 75 MHz, OTHER DSP, PBGA332 |
| 封裝： | 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332 |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 378K |
| 代理商： | MSC8101M1500F |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Silicon Errata for the MSC8101 Processor, Mask 0K40A, Rev. 5
Freescale Semiconductor
3
SIU16
Bus Busy Disable Mode Can Hang 60X Bus in Multi-Master Systems
Date Added:
5/21/2002
Description:
The bus busy disable mode (SIUMCR[BBD=1]) can not be used if the MSC8101
is not the only master on the 60X bus. Using this mode in such a system can cause the 60X bus to
hang.
Workaround:
1.
If the external master supports the ABB signal, do not use the bus busy disable
mode and connect this signal to the MSC8101. The DBB signal can either be con-
nected or can be pulled up.
2.
If the external master does not support the ABB signal do one of the following:
a. Do not use the bus busy disable mode and generate the ABB signal
externally. The DBB signal can either be connected or can be pulled up.
The following external ABB implementation should be sufficient to work
around the problem: Assert the ABB signal whenever a qualified bus
grant for the external master is sampled (Bus grant asserted while
ARTRY and ABB are negated). Negate the ABB signal when there is no
qualified bus grant. The negation of ABB should be as follows: Drive
ABB to VDD for half a clock cycle and then stop driving it (HIGH-Z).
b. If using the internal arbiter and up to two external masters, connect the
external bus grants (through an AND gate if more than one) to an
available external bus request and define the priority for that request to
be the highest in the PPC_ALRH register. The DBB signal can either be
connected or can be pulled up.
Fix Plan:
TBD
0K40A
SIU18
ARTRY Assertion When Using Pipeline Depth of Zero
Date Added:
10/15/2002
Description:
Internal (60x) slave maintains a pipeline depth of zero by asserting AACK only af-
ter TA. When ARTRY is asserted the 60x bus access will be terminated and TA will not be as-
serted. Therefore the Internal (60x) slave will not assert AACK since TA was not asserted.
Workaround:
Use a pipeline depth of one (BCR[PLDP]=0) for applications that require memory
coherency.
Fix Plan:
TBD
0K40A
SIU19
Bus Monitor Timeout When Using External Slave
Date Added:
10/15/2002
Description:
When using an external 60x bus slave with the bus monitor activated, PSDVAL is
not asserted when the external slave is accessed, which could cause the bus monitor to time-out
and TEA to be asserted.
Workaround:
The following workarounds
1.
Use pipeline depth of zero (BCR[PLDP]=1) when using an external 60x bus slave.
2.
Disable 60X bus monitor, SYPCR[PBME]=0.
3.
If the external 60x bus slave is another 810x or 826x device, connect the PSDVAL
signals together.
Fix Plan:
TDB
0K40A
Table 2.
Silicon Errata (Continued)
Errata
Number
Errata Description
Applies
to Mask
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8101M1250F | Network Digital Signal Processor |
| MSC8101 | Network Digital Signal Processor |
| MSC8122_07 | Quad Digital Signal Processor |
| MSC8122 | Quad Core 16-Bit Digital Signal Processor |
| MSC8126 | Quad Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8101UG/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
| MSC8101VT1250F | 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| MSC8101VT1375F | 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| MSC8101VT1500F | 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| MSC8102 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。