參數(shù)資料
型號: MSC8101M1375F
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: Network Digital Signal Processor
中文描述: 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁數(shù): 6/28頁
文件大?。?/td> 378K
代理商: MSC8101M1375F
Silicon Errata for the MSC8101 Processor, Mask 0K40A, Rev. 5
6
Freescale Semiconductor
QSIU16
ALE Output During Reset
Date Added:
2/20/2003
Description:
ALE behavior is not guaranteed during reset. This affects only multi-master sys-
tems which perform reset configuration from external memory and which use ALE for all memory
accesses. ALE recovers with the first access after reset.
Workaround:
None
System Number:
Fix Plan:
RevA
0K40A
DMA1
DMA Data Corruption on either PPC Bus or Local Bus
Date Added:
2/19/2002
Description:
Data transferred by the DMA on either the PPC Bus or Local Bus may be corrupted.
Workaround:
For DMA accesses on the PPC Bus - disable PPC bus pipeline by setting
BCR[PLDP]=1. For DMA accesses on the Local Bus the UPMC programming patch is available.
System Number:
7462
Fix Plan:
RevA
0K40A
EFC1
Inaccurate EFCOP IIR Outputs For Two or Fewer Coefficients
Date Added:
2/19/2002
Description:
When using normal (dual) DMA or fly-by DMA transfers which have maximum
transfer size greater than 32-bits with the EFCOP to perform IIR filtering with two or less IIR co-
efficients, the first output of IIR filter will be lost. The rest of the outputs will be shifted and inac-
curate.
Use only DMA 32-bit maximum transfer size for both input and output channels.
Fix Plan:
Not currently scheduled.
0K40A
BOOT1
Incorrect Checksum for Host Bootload
Date Added:
8/15/2000:
Description:
The host bootload calculates erroneous checksum.
Workaround:
Clear ICR[HF3] so that the host bootload ignores the checksum comparison re-
sult.
System Number:
6178
Fix Plan:
Rev A
0K40A
Table 2.
Silicon Errata (Continued)
Errata
Number
Errata Description
Applies
to Mask
相關(guān)PDF資料
PDF描述
MSC8101M1500F Network Digital Signal Processor
MSC8101M1250F Network Digital Signal Processor
MSC8101 Network Digital Signal Processor
MSC8122_07 Quad Digital Signal Processor
MSC8122 Quad Core 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8101VT1250F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8101VT1375F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8101VT1500F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤