參數(shù)資料
型號： MSC8101M1250C
廠商： MOTOROLA INC
元件分類： 數(shù)字信號處理
英文描述： Network Digital Signal Processor
中文描述： 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
封裝： 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁數(shù)： 50/104頁
文件大?。?/td> 877K
代理商： MSC8101M1250C
MSC8101 Technical Data, Rev. 16
2-10
Freescale Semiconductor
Physical and Electrical Specifications
2.6.3.3 Host Reset Configuration
Host reset configuration allows the host to program the reset configuration word via the Host port after
PORESET
is
deasserted, as described in the
MSC8101 Reference Manual
. The MSC8101 samples the signals described in
Table
2-13
one the rising edge of
PORESET
when the signal is deasserted.
If HPE is sampled high, the host port is enabled. In this mode the
RSTCONF
pin
must
be pulled up. The device
extends the internal
PORESET
until the host programs the reset configuration word register. The host must write
four 8-bit half-words to the Host Reset Configuration Register address to program the reset configuration word,
which is 32 bits wide. For more information, see the
MSC8101 Reference Manual
. The reset configuration word is
programmed before the internal PLL and DLL in the MSC8101 are locked. The host must program it after the
rising edge of the
PORESET
input. In this mode, the host must have its own clock that does not depend on the
MSC8101 clock. After the PLL and DLL are locked,
HRESET
remains asserted for another 512 bus clocks and is
then released. The
SRESET
is released three bus clocks later (see
Figure 2-3
).
6
Delay from SPLL lock to SRESET deassertion
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
— BCLK = 18 MHz
— BCLK = 75 MHz
3588
/
BLCK
515
/
BLCK
199.33
47.84
28.61
6.87
μ
s
μ
s
μ
s
μ
s
Note:
Value given for lowest possible CLKIN frequency 18 MHz to ensure proper initialization of reset sequence.
Figure 2-3.
Host Reset Configuration Timing
Table 2-14.
Reset Timing (Continued)
No.
Characteristics
Expression
Min
Max
Unit
PORESET
Internal
HRESET
Output (I/O)
Input
SRESET
Output (I/O)
HRESET/SRESET are
extended for 512/515 BUS
clocks, respectively, from PLL
and DLL lock
PLL locks after
800 SPLLMFCLKs and
DLL locks 3073 BUS clocks
after PLL is locked.
When DLL is disabled,
reset period is shortened
by DLL lock time.
RSTCONF, HPE
HRM, BTM
pins are sampled
Any time
Host programs
Reset Configuration
Word
MODCK_H bits
are ready for PLL.
MODCK[1–3] pins
are sampled.
PORESET
1
2
3
5
4
6
asserted for
min 16
CLKIN.
PLL locked
DLL locked
相關(guān)PDF資料
PDF描述
MSC8101M1375C Network Digital Signal Processor
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1250F 功能描述:DSP 16BIT 250MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1375C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*