參數(shù)資料
型號: MS80C51C-30R
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 56/132頁
文件大?。?/td> 10886K
代理商: MS80C51C-30R
221
ATmega8535(L)
2502K–AVR–10/06
ADC Control and Status
Register A – ADCSRA
Bit 7 – ADEN: ADC Enable
Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turn-
ing the ADC off while a conversion is in progress, will terminate this conversion.
Bit 6 – ADSC: ADC Start Conversion
In Single Conversion mode, write this bit to one to start each conversion. In Free Run-
ning mode, write this bit to one to start the first conversion. The first conversion after
ADSC has been written after the ADC has been enabled, or if ADSC is written at the
same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal
13. This first conversion performs initialization of the ADC.
ADSC will read as one as long as a conversion is in progress. When the conversion is
complete, it returns to zero. Writing zero to this bit has no effect.
Bit 5 – ADATE: ADC Auto Trigger Enable
When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start
a conversion on a positive edge of the selected trigger signal. The trigger source is
selected by setting the ADC Trigger Select bits, ADTS in SFIOR.
Bit 4 – ADIF: ADC Interrupt Flag
This bit is set when an ADC conversion completes and the Data Registers are updated.
The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in
SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt
handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag.
Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be dis-
abled. This also applies if the SBI and CBI instructions are used.
Bit 3 – ADIE: ADC Interrupt Enable
When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Com-
plete Interrupt is activated.
Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits
These bits determine the division factor between the XTAL frequency and the input
clock to the ADC.
11101
ADC5
ADC2
1x
11110
1.22V (V
BG)
N/A
11111
0V (GND)
Table 85. Input Channel and Gain Selections (Continued)
MUX4..0
Single Ended Input
Pos Differential Input
Neg Differential Input
Gain
Bit
7654
321
0
ADEN
ADSC
ADATE
ADIF
ADIE
ADPS2
ADPS1
ADPS0
ADCSRA
Read/Write
R/W
Initial Value
0000
000
0
相關(guān)PDF資料
PDF描述
MQ80C52EXXX-16P883R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MC80C32-30SCD 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MQ83C154CXXX-L16P883 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MD83C154CXXX-20/883D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MQ83C154TXXX-36P883 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MS8100 制造商:MCC 制造商全稱:Micro Commercial Components 功能描述:8 Amp Schottky Barrier Rectifier 20 to 100 Volts
MS8100.D 制造商:Colibrys SA 功能描述:MEMS CAPACITIVE ACCELEROMETERS - Trays
MS8104160 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:(262,214-word x 8-Bits) x 2 Dual FIFO
MS8104160A 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2
MS8104160A-XXTB 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2