- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383639 > MRF24J40 (Microchip Technology Inc.) IEEE 802.15.4⑩ 2.4 GHz RF Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MRF24J40 |
| 廠(chǎng)商： | Microchip Technology Inc. |
| 英文描述： | IEEE 802.15.4⑩ 2.4 GHz RF Transceiver |
| 中文描述： | IEEE 802.15.4標(biāo)準(zhǔn)⑩2.4 GHz射頻收發(fā)器 |
| 文件頁(yè)數(shù)： | 11/66頁(yè) |
| 文件大小： | 748K |
| 代理商： | MRF24J40 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
2006 Microchip Technology Inc.
Advance Information
DS39776A-page 9
MRF24J40
3.0
MEMORY ORGANIZATION
All memory in the MRF24J40 is implemented as static
RAM. There are five types of memory in the
MRF24J40:
Short Address Control Registers
Long Address Control Registers
Transmit Buffers
Receive Buffers
Security Buffer
The control registers, both long and short, are used for
configuration, control, and status retrieval of the
MRF24J40. The control registers are directly read and
written to by the SPI interface. The transmit and receive
buffers contain transmit and receive memory used by
the controller to transmit and receive data.
The security buffer provides an engine for the
MRF24J40 MAC, which is compatible with the
IEEE 802.15.4 LR-WPAN (ZigBee). The security buffer
contains the following features:
Transmit encryption and receive decryption.
Seven-mode security suite.
64 x 8-bit security RAM for security suite storing;
one receive key and three transmit keys for TX
FIFOs. Beacon FIFO and GTS2 FIFO share the
same key space since they will not conflict with
each other. Normal FIFO and GTS1 FIFO both
have their own transmit key.
Security of APL and NWK layers can be achieved
using the same engine. The upper layer security
function is compliant to the ZigBee V1.0 and
ZigBee 2006 specifications.
The SPI interface used to write and read these regis-
ters is described in
Section 4.0 “Serial Peripheral
Interface (SPI)”
.
Figure 3-1 shows the data memory organization for the
MRF24J40.
FIGURE 3-1:
MRF24J40 MEMORY SPACE
Short Address
Control Registers
TXB FIFO
Long Address
Control Registers
Security Buffer
RX FIFO
TXN FIFO
GTS1 FIFO
GTS2 FIFO
Transmit
Buffers
Control
Registers
Security
Receive
FIFO
000h
07Fh
080h
0FFh
100h
17Fh
180h
1FFh
200h
27Fh
280h
2BEh
2BFh
300h
38Fh
Long Address
Space
Short Address
Space
00h
3Fh
Unimplemented
2FFh
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MRF24J40-I | IEEE 802.15.4⑩ 2.4 GHz RF Transceiver |
| MRF24J40-IMM | IEEE 802.15.4⑩ 2.4 GHz RF Transceiver |
| MRSM75 | Rotation detection MR sensor |
| MRUS51S | Micro power Built-in IC ultra-minimum MR sensor |
| MS-012AA | SOIC: 8−LEAD (POWER ICS ONLY) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MRF24J40_08 | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:IEEE 802.15.4? 2.4 GHz RF Transceiver |
| MRF24J40_10 | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:IEEE 802.15.4a?￠ 2.4 GHz RF Transceiver |
| MRF24J40-I | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:IEEE 802.15.4⑩ 2.4 GHz RF Transceiver |
| MRF24J40-I/ML | 功能描述:射頻收發(fā)器 2.4 Ghz IEEE/ZigBee RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類(lèi)型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類(lèi)型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MRF24J40-I/ML | 制造商:Microchip Technology Inc 功能描述:ZIGBEE Transceiver IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。