- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄25635 > MR80C52XXX-20:R (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MR80C52XXX-20:R |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁(yè)數(shù)： | 130/198頁(yè) |
| 文件大小： | 4822K |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)當(dāng)前第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
37
8111C–MCU Wireless–09/09
AT86RF231
This state can only be entered by setting pin 11 (SLP_TR) = H while the radio transceiver is in
the RX_ON state, refer to Section 7.1.2.5 “RX_ON and BUSY_RX - RX Listen and Receive
State” on page 36. Pin 17 (CLKM) is disabled 35 clock cycles after the rising edge at the
SLP_TR pin, see Figure 6-16 on page 28. This allows the microcontroller to complete its power-
down sequence.
Note that for CLKM clock rates 250 kHz and 62.5 kHz the master clock signal CLKM is switched
off immediately after rising edge of SLP_TR.
The reception of a frame shall be indicated to the microcontroller by an interrupt indicating the
receive status. CLKM is turned on again, and the radio transceiver enters the BUSY_RX state
on page 28). Using this radio transceiver state it is essential to enable at least one interrupt indi-
cating the reception status. Otherwise the reception of a frame does not activate CLKM and the
microcontroller remains in its power-down mode.
After the receive transaction has been completed, the radio transceiver enters the RX_ON state.
The radio transceiver only reenters the RX_ON_NOCLK state, when the next rising edge of pin
SLP_TR pin occurs.
If the AT86RF231 is in the RX_ON_NOCLK state, and pin SLP_TR is reset to logic low, it enters
the RX_ON state, and it starts to supply clock on the CLKM pin again.
In states RX_ON_NOCLK and RX_ON, the radio transceiver current consumptions are equiva-
lent. However, the RX_ON_NOCLK current consumption is reduced by the current required for
driving pin 17 (CLKM).
Note
A reset in state RX_ON_NOCLK requires further to reset pin SLP_TR to logic low, otherwise
the radio transceiver enters directly the SLEEP state.
7.1.2.7
BUSY_TX - Transmit State
A transmission can only be initiated in state PLL_ON. There are two ways to start a
transmission:
Rising edge of pin 11 (SLP_TR)
TX_START command to register bits TRX_CMD (register 0x02, TRX_STATE).
Either of these causes the radio transceiver into the BUSY_TX state.
During the transition to BUSY_TX state, the PLL frequency shifts to the transmit frequency. The
actual transmission of the first data chip of the SHR starts after 16 s to allow PLL settling and
PA ramp-up, see Figure 7-6 on page 41. After transmission of the SHR, the Frame Buffer con-
tent is transmitted. In case the PHR indicates a frame length of zero, the transmission is aborted.
After the frame transmission has completed, the AT86RF231 automatically turns off the power
amplifier, generates an IRQ_3 (TRX_END) interrupt and returns into PLL_ON state.
7.1.2.8
RESET State
The RESET state is used to set back the state machine and to reset all registers of the
AT86RF231 to their default values, exception are register bits CLKM_CTRL (register 0x03,
TRX_CTRL_0). These register bits require a specific treatment, for details see Section 9.6.4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MQ80C32E-30/883 | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
| MR80C52CXXX-16/883R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52TXXX-16SB | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MD83C154TXXX-L16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MD83C154XXX-L16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MR80C86 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC |
| MR80C86-2 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86-2/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MR80C86-2/B | 制造商:Intersil Corporation 功能描述:MPU 80C86 16BIT CMOS 8MHZ 44PLCC - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。