- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > MR80C52CXXX-12SCR (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MR80C52CXXX-12SCR |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁(yè)數(shù)： | 34/198頁(yè) |
| 文件大小： | 4822K |
| 代理商： | MR80C52CXXX-12SCR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
129
8111C–MCU Wireless–09/09
AT86RF231
The encryption or decryption is initiated with register bit AES_REQUEST = 1 (SRAM address
0x83, AES_CTRL or the mirrored version with SRAM address 0x94, AES_CTRL_MIRROR).
The AES module control registers are only accessible using SRAM read and write accesses on
address space 0x82 to 0x94. A configuration of the AES mode, providing the data and the start
of the operation can be combined within one SRAM access.
Notes
No additional register access is required to operate the security block.
Using AES in TRX_OFF state requires an activated clock at pin 17 (CLKM), i.e. register bits
CLKM_CTRL!= 0. For further details refer to Section 9.6.4 “Master Clock Signal Output
Access to the security block is not possible while the radio transceiver is in state SLEEP.
All configurations of the security module, the SRAM content and keys are reset during
SLEEP or RESET states.
11.1.3
Security Key Setup
The setup of the key is prepared by setting register bits AES_MODE = 0x1 (SRAM address
0x83, AES_CTRL). Afterwards the 128 bit key must be written to SRAM addresses 0x84 through
0x93 (registers AES_KEY). It is recommended to combine the setting of control register 0x83
(AES_CTRL) and the 128 bit key transfer using only one SRAM access starting from address
0x83.
The address space for the 128-bit key and 128-bit data is identical from programming point of
view. However, both use different pages which are selected by register bit AES_MODE before
storing the data.
A read access to registers AES_KEY (0x84 - 0x93) returns the last round key of the preceding
security operation. After an ECB encryption operation, this is the key that is required for the cor-
responding ECB decryption operation. However, the initial AES key, written to the security
module in advance of an AES run, see step 1 in Table 11-1 on page 128, is not modified during
an AES operation. This initial key is used for the next AES run even it cannot be read from
AES_KEY.
Note
ECB decryption is not required for IEEE 802.15.4 or ZigBee security processing. The
AT86RF231 provides this functionality as an additional feature.
11.1.4
Security Operation Modes
11.1.4.1
Electronic Code Book (ECB)
ECB is the basic operating mode of the security module. After setting up the initial AES key, reg-
ister bits AES_MODE = 0 (SRAM address 0x83, AES_CTRL) sets up ECB mode. Register bit
AES_DIR (SRAM address 0x83, AES_CTRL) selects the direction, either encryption or decryp-
tion. The data to be processed has to be written to SRAM addresses 0x84 through 0x93
(registers AES_STATE).
An example for a programming sequence is shown in Figure 11-1 on page 130. This example
assumes a suitable key has been loaded before.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MQ80C52XXX-25 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| MD80C52EXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40 |
| MD80C52EXXX-16SBD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MD80C52EXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C32E-36SC | 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MR80C86 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC |
| MR80C86-2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86-2/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MR80C86-2/B | 制造商:Intersil Corporation 功能描述:MPU 80C86 16BIT CMOS 8MHZ 44PLCC - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。