參數(shù)資料
型號(hào)： MPM21CUB600A
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 600 MHz, MICROPROCESSOR, XMA
封裝： MMC-2
文件頁(yè)數(shù)： 10/64頁(yè)
文件大?。?/td> 826K
代理商： MPM21CUB600A
Celeron
Processor Mobile Module MMC-2
at 700 MHz, 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
12
Datasheet
243357-005
3.1.7
Clock Signals
Table 7 provides descriptions of the clock signals.
Table 7.
Clock Signal Definitions
Name
Type
Voltage
Description
PCLK
I
PCI
V_3
PCI Clock In: PCLK, an input to the mobile module, is one of the
system’s PCI clocks. This clock is used by all of the 82443BX Host
Bridge logic in the PCI clock domain. This clock is stopped when the
PIIX4E/M PCI_STP# signal is asserted and/or during all suspend
states.
HCLK0
I
CMOS
V_CLK
Host Clock In: This clock is input to the mobile module from the
CK100-M/CK100-SM clock source. The processor and the 82443BX
Host Bridge system controller use HCLK0. This clock is stopped when
the PIIX4E/M CPU_STP# signal is asserted and/or during all suspend
states.
HCLK1
I
CMOS
V_CLK
Host Clock In: This clock is an input to the mobile module from the
CK100-M/CK100-SM clock source.
This signal is not implemented on the mobile module
.
DCLK0
O
CMOS
V_3
SDRAM Clock Out: A 66-MHz SDRAM clock reference generated
internally by the 82443BX Host Bridge system controller onboard PLL.
It feeds an external buffer that produces multiple copies for the SO-
DIMMs.
DCLKRD
I
CMOS
V_3
SDRAM Read Clock: Feedback reference from the SDRAM clock
buffer. The 82443BX Host Bridge System Controller uses this clock
when reading data from the SDRAM array.
This signal is not implemented on the mobile module
.
DCLKWR
I
CMOS
V_3
SDRAM Write Clock: Feedback reference from the SDRAM clock
buffer. The 82443BX Host Bridge system controller uses this clock
when writing data to the SDRAM array.
GCLKIN
I
CMOS
V_3
AGP Clock In: The GCLKIN input is a feedback reference from the
GCLKO signal.
GCLKO
O
CMOS
V_3
AGP Clock Out: This signal is generated by the 82443BX Host
Bridge system controller onboard the PLL from the HCLK0 host clock
reference. The frequency of GCLKO is 66 MHz. The GCLKO output is
used to feed both the PLL reference input pins on the 82443BX Host
Bridge system controller and the AGP device. The board layout must
maintain complete symmetry on loading and trace geometry to
minimize AGP clock skew.
FQS
O
CMOS
V_3S
Frequency Select: This output indicates the desired host clock
frequency for the mobile module.
相關(guān)PDF資料
PDF描述
MPM21CUB500A 32-BIT, 500 MHz, MICROPROCESSOR, XMA
MPM21CUB600B 32-BIT, 600 MHz, MICROPROCESSOR, XMA
MPM21CUB450A 32-BIT, 450 MHz, MICROPROCESSOR, XMA
MPM22CGA850B 32-BIT, 850 MHz, MICROPROCESSOR, XMA
MPM22CGC600A 32-BIT, 600 MHz, MICROPROCESSOR, XMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPM-25S 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-05 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-12 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-15 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-24 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*