- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45375 > MPD78C12AGQA-XXX-36 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PZIP64 PDF資料下載
參數(shù)資料
| 型號： | MPD78C12AGQA-XXX-36 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PZIP64 |
| 封裝： | PLASTIC, QUIP-64 |
| 文件頁數(shù)： | 13/62頁 |
| 文件大?。?/td> | 617K |
| 代理商： | MPD78C12AGQA-XXX-36 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
PD78C10A(A), 78C11A(A), 78C12A(A)
18
3. RESET OPERATION
Low-level input to the RESET input causes a system reset, after which the following states occur.
INTERRUPT ENABLE F/F is reset and the interrupt disable state occurs.
All interrupt mask registers are set (to “1”) so that all interrupts are masked.
The interrupt request flag is set (to “0”) so that any pending interrupt is released.
All PSWs are reset (to “0”).
0000H is loaded into the program counter (PC).
The MODE A register, MODE B register, MODE C register, and MODE F register are set to FFH and the
MM0, MM1, and MM2 bits in the mode control C register and memory mapping register are reset (to
“0”). Port A, Port B, Port C, Port D, and Port F all become input ports (high-impedance output).
All test flags except the SB flag are reset (to “0”).
The timer mode register is set to FFH and the timer F/F is reset.
The timer/event counter’s mode registers (ETMM, EOM) are reset (to “0”).
The serial interface’s serial mode high register (SMH) is reset (to “0”) and the serial mode low register
(SML) is set to 48H.
The A/D converter’s A/D channel mode register is reset (to “0”).
The WR, RD, and ALE signal are set for high impedance.
Zero cross mode register (ZCM) bits ZC1 and ZC2 are set to “1”.
The internal timers are initialized.
The data memory and the contents of the following registers are undefined.
Stack pointer (SP)
Expansion accumulators (EA, EA’) and accumulators (A, A’)
General-purpose registers (B, C, D, E, H, L, B’, C’, D’, E’, H’, L’)
Output latch for each port
Timer REG0 and REG1 (TM0, TM1)
Timer/event counter REG0 and REG1 (ETM0, ETM1)
Memory mapping register’s RAE bit
Test flags’ SB flag
When RESET input goes high, the reset state is canceled and program execution begins from address 0000H.
At that point, initialize or reinitialize the various register contents as required by the program.
Table 3-1 lists various hardware states after reset and Table 3-2 lists various pin states after reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPD78C12AGFA-XXX-3BE | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PQFP64 |
| MPE603ERX100LX | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| MPE603EFE100TX | 32-BIT, 100 MHz, RISC PROCESSOR, CQFP240 |
| MPE603ERX100LX | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| MPE603PFE200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPD78C12AGQ-XXX-36 | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD78C12AGQ-XXX-37 | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD78C12AL-XXX | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD78C14 | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD78C14A | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。