- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > MPC9865VM (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, OTHER CLOCK GENERATOR, PBGA100 PDF資料下載
參數(shù)資料
| 型號： | MPC9865VM |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| 封裝： | 11 X 11 MM, 1 MM PITCH, LEAD FREE, MO-192DAC-1, MAPBGA-100 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 302K |
| 代理商： | MPC9865VM |
Advanced Clock Drivers Devices
Freescale Semiconductor
3
MPC9865
Table 1. Pin Configurations
Pin
I/O
Type
Function
Supply
Active/State
CLK
Input
LVCMOS
PLL Reference Clock Input (pull-down)
VDD
PCLK, PCLK
Input
LVPECL
PLL reference clock input
(PCLK — pull-down, PCLK — pull-up and pull-down)
VDD
—
QA0, QA1,
QA2, QA3
QB0, QB1,
QB2, QB3
Output
LVCMOS
Clock Outputs
VDDOA
—
REF_OUT0
REF_OUT1
Output
LVCMOS
Reference Output (25 MHz or 33 MHz)
VDD
—
XTAL_IN
Input
LVCMOS
Crystal Oscillator Input Pin
VDD
—
XTAL_OUT
Output
LVCMOS
Crystal Oscillator Output Pin
VDD
—
CLK_SEL
Input
LVCMOS
Select between CLK and PCLK input (pull-down)
VDD
High
XTAL_SEL
Input
LVCMOS
Select between External Input and Crystal Oscillator Input
(pull-down)
VDD
High
REF_33 MHz
Input
LVCMOS
Selects 33 MHz input (pull-down)
VDD
High
REF_OUT1_E
Input
LVCMOS
Enables REF_OUT1 output (pull-down)
VDD
High
MR
Input
LVCMOS
Master Reset (pull-up)
VDD
Low
PLL_BYPASS
Input
LVCMOS
Select PLL or static test mode (pull-down)
VDD
High
CLK_A[0:5](1)
1. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb).
Input
LVCMOS
Configures Bank A clock output frequency (pull-up)
VDD
—
CLK_B[0:5](2)
2. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb).
Input
LVCMOS
Configures Bank B clock output frequency (pull-up)
VDD
—
VDD
—
3.3 V Supply
—
VDDA
—
Analog Supply
—
VDDOA
—
Output Supply — Bank A
—
VDDOB
—
Output Supply — Bank B
—
GND
—
Ground
—
Table 2. Function Table
Control
Default
0
1
CLK_SEL
0
CLK
PCLK
XTAL_SEL
0
CLKx
XTAL
PLL_BYPASS
0
Normal
Bypass
REF_OUT1_E
0
Disables REF_OUT1
Enables REF_OUT1
REF_33 MHz
0
Selects 25 MHz Reference
Selects 33 MHz Reference
MR
1
Reset
Normal
CLK_A and CLK_B control output frequencies. See Table 3 for specific device configuration.
MPC9865
Clock Generator for PowerQUICC III
NETCOM
IDT Clock Generator for PowerQUICC III
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9865
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9865VF | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPE603PRX166LX | 32-BIT, 167 MHz, RISC PROCESSOR, CBGA255 |
| MPE603RRX300LX | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| MPF6659RLRE | 2000 mA, 35 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9865VMR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9893 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low Voltage PLL Intelligent Dynamic Clock (IDCS) Switch |
| MPC9893AE | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9893AER2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9893FA | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。