- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9021 > MPC9600AER2 (IDT, Integrated Device Technology Inc)IC PLL CLK DRIVER LV 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC9600AER2 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 1/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL CLK DRIVER LV 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | PLL 時(shí)鐘驅(qū)動(dòng)器 |
| PLL： | 帶旁路 |
| 輸入： | LVCMOS，LVPECL |
| 輸出： | LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:21 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 帶卷 (TR) |
DATASHEET
Low Voltage, 2.5V and 3.3V LVCMOS
PLL Clock Driver
MPC9600
NRND
MPC9600 REVISION 6 JANUARY 7, 2013
1
2013 Integrated Device Technology, Inc.
The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL based clock driver
and fanout buffer. With output frequencies up to 200 MHz and output skews of 150 ps, the
device meets the needs of the most demanding clock tree applications.
Features
Multiplication of Input Frequency by 2, 3, 4, and 6
Distribution of Output Frequency to 21 Outputs Organized in Three Output Banks:
QA0-QA6, QB0-QB6, QC0-QC6, Each Fully Selectable
Fully Integrated PLL
Selectable Output Frequency Range Is 50 to 100 MHz and 100 to 200 MHz
Selectable Input Frequency Range Is 16.67 to 33 MHz and 25 to 50 MHz
LVCMOS Outputs
Outputs Disable to High Impedance (Except QFB)
LVCMOS or LVPECL Reference Clock Options
48-Lead QFP Packaging, Pb-Free
50 ps Cycle-to-Cycle Jitter
150 ps Maximum Output-to-Output Skew
200 ps Maximum Static Phase Offset Window
NRND – Not Recommend for New Designs
Functional Description
The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock driver. The MPC9600 has the capability to generate clock signals
of 50 to 200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is optimized for this frequency range and does not require
external loop filter components. QFB provides an output for the external feedback path to the feedback input FB_IN. The QFB divider ratio
is configurable and determines the PLL frequency multiplication factor when QFB is directly connected to FB_IN. The MPC9600 is
optimized for minimizing the propagation delay between the clock input and FB_IN.
Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining the
feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4, and 6.
The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use LVPECL
fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels. The outputs provide
low impedance LVCMOS outputs capable of driving parallel terminated 50
transmission to VTT =VCC/2. For series terminated lines the
MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With guaranteed maximum output-to-output
skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements of the most demanding systems.
The VCCA analog power pin doubles as a PLL bypass select line for test purpose. When the VCCA is driven to GND the reference clock
will bypass the PLL.
The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.
3.3 V OR 2.5 V
LOW VOLTAGE CMOS
PLL CLOCK DRIVER
AE SUFFIX
48-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 932-03
SCALE 2:1
NRND – Not Recommend for New Designs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J5J-MZ-F1 | CONVERTER MOD DC/DC 36V 25W |
| VI-J5H-MZ-F3 | CONVERTER MOD DC/DC 52V 25W |
| VI-J54-MZ-F3 | CONVERTER MOD DC/DC 48V 25W |
| MS3454L20-7S | CONN RCPT 8POS JAM NUT W/SCKT |
| VI-J5H-MZ-F2 | CONVERTER MOD DC/DC 52V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9600FA | 功能描述:IC CLOCK DRVR PLL LV 1:21 48LQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MPC9608 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer |
| MPC9608AC | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608ACR2 | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FA | 功能描述:時(shí)鐘緩沖器 3.3V 200MHz Clock Generator RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。