- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC93R52AC (INTEGRATED DEVICE TECHNOLOGY INC) 93R SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC93R52AC |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 93R SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | LEAD FREE, LQFP-32 |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 494K |
| 代理商： | MPC93R52AC |
Advanced Clock Drivers Devices
Freescale Semiconductor
5
MPC93R52
Table 6. AC Characteristics (VCC = 3.3 V ± 5%, TA = 0° to 70°C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input reference frequency in PLL mode(2) (3)
÷4 feedback
÷6 feedback
÷8 feedback
÷12 feedback
Input reference frequency in PLL bypass mode(4)
2. PLL mode requires PLL_EN=0 to enable the PLL and zero-delay operation.
3. The PLL may be unstable with a divide by 2 feedback ratio.
4. In PLL bypass mode, the MPC93R52 divides the input reference clock.
50.0
33.3
25.0
16.67
50.0
120.0
80.0
60.0
40.0
250.0
MHz
fVCO
VCO lock frequency range(5)
5. The input frequency fref on CCLK must match the VCO frequency range divided by the feedback divider ratio FB: fref = fVCO ÷ FB.
200
480
MHz
fMAX
Output Frequency
÷2 output(6)
÷4 output
÷6 output
÷8 output
÷12 output
6. See Table 7 and Table 8 for output divider configurations.
100
50
33.3
25
16.67
240
120
80
60
40
MHz
tPWMIN
Minimum Reference Input Pulse Width
2.0
ns
tr, tf
CCLK Input Rise/Fall Time(7)
7. The MPC93R52 will operate with input rise and fall times up to 3.0 ns, but the AC characteristics, specifically t(), can only be guaranteed if
tr/tf are within the specified range.
1.0
ns
0.8 to 2.0 V
t()
Propagation Delay CCLK to FB_IN
fref > 50 MHz
(static phase offset)
–100
+200
ps
PLL locked
tsk(O)
Output-to-output Skew(8)
all outputs, any frequency
within QA output bank
within QB output bank
within QC output bank
8. See application section for part-to-part skew calculation.
150
100
50
ps
DC
Output duty cycle
47
50
53
%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4 V
tPLZ, HZ
Output Disable Time
8
ns
tPZL, LZ
Output Enable Time
10
ns
tJIT(CC)
Cycle-to-cycle jitter
output frequencies mixed
all outputs same frequency
400
100
ps
tJIT(PER) Period Jitter
output frequencies mixed
all outputs same frequency
450
100
ps
tJIT()
I/O Phase Jitter(9)
÷4 feedback divider RMS (1 σ)
÷6 feedback divider RMS (1 σ)
÷8 feedback divider RMS (1 σ)
÷12 feedback divider RMS (1 σ)
9. See application section for jitter calculation for other confidence factors with 1
σ.
40
50
60
80
ps
BW
PLL closed loop bandwidth(10)
÷4 feedback
÷6 feedback
÷8 feedback
÷12 feedback
10. –3 dB point of PLL transfer characteristics.
2.0 – 8.0
1.0 – 4.0
0.8 – 2.5
0.6 – 1.5
MHz
tLOCK
Maximum PLL Lock Time
10
ms
MPC93R52
3.3 V 1:11 LVCMOS Zero Delay Clock Generator
NETCOM
IDT 3.3 V 1:11 LVCMOS Zero Delay Clock Generator
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC93R52
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC940FA | MPC900 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC940LAC | 940 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC940LFA | 940 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC941FAR2 | 941 SERIES, LOW SKEW CLOCK DRIVER, 27 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC941AER2 | 941 SERIES, LOW SKEW CLOCK DRIVER, 27 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC93R52ACR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-11 LVCMOS PLL Clock Generator, pwr RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC93R52FA | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC93R52FAR2 | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Generator Single 32-Pin LQFP T/R 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK GEN SGL 32LQFP - Tape and Reel |
| MPC940 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC940L | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。