參數(shù)資料
型號: MPC93H52ACR2
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 11/14頁
文件大?。?/td> 0K
描述: IC CLK GEN ZD 1:11 32-LQFP
標(biāo)準(zhǔn)包裝: 2,000
類型: PLL 時鐘發(fā)生器
PLL: 帶旁路
輸入: LVCMOS
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:11
差分 - 輸入:輸出: 無/無
頻率 - 最大: 240MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 32-LQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 帶卷 (TR)
MPC93H52 REVISION 5 FEBRUARY 15, 2013
6
2013 Integrated Device Technology, Inc.
MPC93H52 Data Sheet
3.3 V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR
APPLICATIONS INFORMATION
Programming the MPC93H52
The MPC93H52 supports output clock frequencies from
16.67 to 240 MHz. Different feedback and output divider
configurations can be used to achieve the desired input to
output frequency relationship. The feedback frequency and
divider should be used to situate the VCO in the frequency
lock range between 200 and 480 MHz for stable and optimal
operation. The FSELA, FSELB, FSELC pins select the
desired output clock frequencies. Possible frequency ratios
of the reference clock input to the outputs are 1:1, 1:2, 1:3,
3:2 as well as 2:3, 3:1 and 2:1. Table 7 illustrates the various
output configurations and frequency ratios supported by the
MPC93H52. See also Table 8 and Figure 3 to Figure 6 for
further reference. A 2 output divider cannot be used for
feedback.
Table 7. MPC93H52 Example Configuration (F_RANGE = 0)
PLL
Feedback
fref(1)
[MHz]
1. fref is the input clock reference frequency (CCLK).
FSELA
FSELB
FSELC
QA[0:4]:fref ratio
QB[0:3]:fref ratio
QC[0:1]:fref ratio
VCO
4(2)
2. fref is the input clock reference frequency (CCLK).
50-120
0
fref
(50-120 MHz) fref
2
(100-240 MHz)
0
1
fref
(50-120 MHz) fref
(50-120 MHz)
1
0
fref
23
(33-80 MHz) fref
(50-120 MHz) fref
2
(100-240 MHz)
1
0
1
fref
23
(33-80 MHz) fref
(50-120 MHz) fref
(50-120 MHz)
VCO
6(3)
3. fref is the input clock reference frequency (CCLK).
33.3-80
1
0
fref
(33-80 MHz) fref
32
(50-120 MHz) fref
3
(100-240 MHz)
1
0
1
fref
(33-80 MHz) fref
32
(50-120 MHz) fref
32
(50-120 MHz)
1
0
fref
(33-80 MHz) fref
3
(100-240 MHz) fref
3
(100-240 MHz)
1
fref
(33-80 MHz) fref
3
(100-240 MHz) fref
32
(50-120 MHz)
Table 8. MPC93H52 Example Configurations (F_RANGE = 1)
PLL
Feedback
fref(1)
[MHz]
1. fref is the input clock reference frequency (CCLK).
FSELA
FSELB
FSELC
QA[0:4]:fref ratio
QB[0:3]:fref ratio
QC[0:1]:fref ratio
VCO
8(2)
2. QAx connected to FB_IN and FSELA=0.
25-60
0
fref
(25-60 MHz) fref
2
(50-120 MHz)
0
1
fref
(25-60 MHz) fref
(25-60 MHz)
100
fref
23
(16-40 MHz) fref
(25-60 MHz) fref
2
(50-120 MHz)
101
fref
23
(16-40 MHz) fref
(25-60 MHz) fref
(25-60 MHz)
VCO
12(3)
3. QAx connected to FB_IN and FSELA=1.
16.67-40
1
0
fref
(16-40 MHz) fref
32
(25-60 MHz) fref
3
(50-120 MHz)
1
0
1
fref
(16-40 MHz) fref
32
(25-60 MHz) fref
32
(25-60 MHz)
1
0
fref
(16-40 MHz) fref
3
(50-120 MHz) fref
3
(50-120 MHz)
1
fref
(16-40 MHz) fref
3
(50-120 MHz) fref
32
(25-60 MHz)
相關(guān)PDF資料
PDF描述
MPC93H51ACR2 IC PLL CLK DRIVER LV 32-LQFP
MPC9351FAR2 IC PLL CLOCK DRIVER LV 32-LQFP
VE-B3D-MV-F1 CONVERTER MOD DC/DC 85V 150W
VE-B3B-MV-F4 CONVERTER MOD DC/DC 95V 150W
MPC9351ACR2 IC PLL CLOCK DRIVER LV 32-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC93H52FA 功能描述:IC CLOCK GEN/DVR HI-DRIVE 32LQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MPC93H52FAR2 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK GEN SGL 32LQFP - Tape and Reel
MPC93R51 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC93R51AC 功能描述:時鐘驅(qū)動器及分配 3.3V 240MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MPC93R51ACR2 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-9 LVCMOS/LVPEC L to LVCMOS PLL Cloc RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56