- 您現在的位置：買賣IC網 > PDF目錄9022 > MPC9350ACR2 (IDT, Integrated Device Technology Inc)IC PLL CLOCK DRIVER LV 32-LQFP PDF資料下載
參數資料
| 型號： | MPC9350ACR2 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數： | 6/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL CLOCK DRIVER LV 32-LQFP |
| 標準包裝： | 2,000 |
| 類型： | PLL 時鐘發(fā)生器 |
| PLL： | 帶旁路 |
| 輸入： | LVCMOS，晶體 |
| 輸出： | LVCMOS |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 3:9 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應商設備封裝： | 32-TQFP（7x7） |
| 包裝： | 帶卷 (TR) |
MPC9350 REVISION 7 DECEMBER 19, 2012
3
2012 Integrated Device Technology, Inc.
MPC9350 Data Sheet
Low Voltage PLL Clock Driver
Table 1. Pin Description
Number
Name
Type
Description
XTAL1, XTAL2
Input
Analog
Crystal oscillator terminals
TCLK
Input
LVCMOS
Single ended reference clock signal or test clock
FBSEL
Input
LVCMOS
Selects feedback divider ratio
REF_SEL
Input
LVCMOS
Selects input reference source
FSELA
Input
LVCMOS
Output A divider selection
FSELB
Input
LVCMOS
Output B divider selection
FSELC
Input
LVCMOS
Outputs C divider selection
FSELD
Input
LVCMOS
Outputs D divider selection
OE
Input
LVCMOS
Output enable/disable
QA
Output
LVCMOS
Bank A clock output
QB
Output
LVCMOS
Bank B clock output
QC0, QC1
Output
LVCMOS
Bank C clock outputs
QD0 – QD4
Output
LVCMOS
Bank D clock outputs
GND
Supply
Ground
Negative power supply
VCCA
Supply
VCC
Positive power supply for the PLL
VCC
Supply
VCC
Positive power supply for I/O and core
Table 2. Function Table
Control
Default
0
1
REF_SEL
0
Selects XTAL
Selects TCLK
PLL_EN
1
Test mode with PLL disabled. The input clock is
directly routed to the output dividers
PLL enabled. The VCO output is routed to the
output dividers
FBSEL
0
Selects feedback divider
32
VCO = 32 * Input reference clock
Selects feedback divider
16
VCO = 16 * Input reference clock
OE
0
Outputs enabled
Outputs disabled
FSELA
0
QA = VCO
2
QA = VCO
4
FSELB
0
QB = VCO
4
QB = VCO
8
FSELC
0
QC = VCO
4
QC = VCO
8
FSELD
0
QD = VCO
4
QD = VCO
8
Table 3. Absolute Maximum Ratings(1)
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated
conditions is not implied.
Symbol
Characteristics
Min
Max
Unit
VCC
Supply Voltage
–0.3
4.6
V
VIN
DC Input Voltage
–0.3
VCC+0.3
V
VOUT
DC Output Voltage
–0.3
VCC+0.3
V
IIN
DC Input Current
20
mA
IOUT
DC Output Current
50
mA
TS
Storage temperature
–40
125
°C
相關PDF資料 |
PDF描述 |
|---|---|
| ICS525R-04LFT | IC PECL CLK USER CONFIG 28-SSOP |
| ICS291PGLFT | IC CLK SYNTH TRPL PLL 20-TSSOP |
| MK2703SLF | IC PLL AUD CLK SYNTHESIZER 8SOIC |
| SL38160ZIT | IC CLOCK SSCG 4PLL 5CH 16TSSOP |
| ICS601G-01ILFT | IC CLOCK MULTIPLIER 16-TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9350D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9350FA | 功能描述:時鐘驅動器及分配 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC9350FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
| MPC9351 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low Voltage PLL Clock Driver |
| MPC9351AC | 功能描述:時鐘驅動器及分配 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。