
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
62
Freescale Semiconductor
CPM Electrical Characteristics
Figure 62. Ethernet Collision Timing Diagram
Figure 63. Ethernet Receive Timing Diagram
134
TENA inactive delay (from TCLK1 rising edge)
10
50
ns
138
CLKO1 low to SDACK asserted2
—20
ns
139
CLKO1 low to SDACK negated 2
—20
ns
1 The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2/1.
2 SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.
Table 24. Ethernet Timing (continued)
Num
Characteristic
All Frequencies
Unit
Min
Max
CLSN(CTS1)
120
(Input)
RCLK1
121
RxD1
(Input)
121
RENA(CD1)
(Input)
125
124
123
127
126
Last Bit