參數(shù)資料
型號: MPC8378VRANGA
廠商: Freescale Semiconductor
文件頁數(shù): 55/128頁
文件大?。?/td> 0K
描述: MPU POWERQUICC II 800MHZ 689PBGA
標準包裝: 27
系列: MPC83xx
處理器類型: 32-位 MPC83xx PowerQUICC II Pro
速度: 800MHz
電壓: 1.05V
安裝類型: 表面貼裝
封裝/外殼: 689-BBGA 裸露焊盤
供應商設備封裝: 689-TEPBGA II(31x31)
包裝: 托盤
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
32
Freescale Semiconductor
This figure provides the AC test load for eTSEC.
Figure 12. eTSEC AC Test Load
This figure shows the MII receive AC timing diagram.
Figure 13. MII Receive AC Timing Diagram
8.3.4
RGMII and RTBI AC Timing Specifications
This table presents the RGMII and RTBI AC timing specifications.
RX_CLK clock rise time (20%–80%)
tMRXR
1.0
4.0
ns
RX_CLK clock fall time (80%–20%)
tMRXF
1.0
4.0
ns
Note:
1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH
symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the
tMRX clock reference (K) going to the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with
respect to the time data input signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state
or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock
of a particular functional. For example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times,
the latter convention is used with the appropriate letter: R (rise) or F (fall).
Table 33. RGMII and RTBI AC Timing Specifications
At recommended operating conditions with LVDD of 2.5 V ± 5%.
Parameter
Symbol1
Min
Typical
Max
Unit
Note
Data to clock output skew (at transmitter)
tSKRGT
–600
0
600
ps
Data to clock input skew (at receiver)
tSKRGT
1.0
2.8
ns
Clock period
tRGT
7.2
8.0
8.8
ns
Table 32. MII Receive AC Timing Specifications (continued)
At recommended operating conditions with LVDD of 3.3 V ± 5%.
Parameter
Symbol1
Min
Typical
Max
Unit
Output
Z0 = 50 Ω
LVDD/2
RL = 50 Ω
RX_CLK
RXD[3:0]
tMRDXKL
tMRX
tMRXH
tMRXR
tMRXF
RX_DV
RX_ER
tMRDVKH
Valid Data
相關PDF資料
PDF描述
MPC8377VRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC866TVR100A IC MPU POWERQUICC 100MHZ 357PBGA
IDT709159L7BF IC SRAM 72KBIT 7NS 100FBGA
IDT70V9359L7PF8 IC SRAM 144KBIT 7NS 100TQFP
MPC860ENZQ50D4R2 IC MPU PWRQUICC 50MHZ 357-PBGA
相關代理商/技術參數(shù)
參數(shù)描述
MPC8378ZQAFDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ZQAFFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ZQAFGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ZQAGDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ZQAGFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications