I
參數(shù)資料
型號(hào): MPC8349ECZUAJFB
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 41/87頁(yè)
文件大?。?/td> 0K
描述: IC MPU POWERQUICC II PRO 672TBGA
標(biāo)準(zhǔn)包裝: 24
系列: MPC83xx
處理器類(lèi)型: 32-位 MPC83xx PowerQUICC II Pro
速度: 533MHz
電壓: 1.2V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 672-LBGA
供應(yīng)商設(shè)備封裝: 672-TBGA(35x35)
包裝: 托盤(pán)
配用: MPC8349E-MITX-GP-ND - KIT REFERENCE PLATFORM MPC8349E
MPC8349E-MITXE-ND - BOARD REFERENCE FOR MPC8349
MPC8349EA-MDS-PB-ND - KIT MODULAR DEV SYSTEM MPC8349E
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
46
Freescale Semiconductor
I2C
Figure 32 provides the AC test load for the I2C.
Figure 32. I2C AC Test Load
Figure 33 shows the AC timing diagram for the I2C bus.
Figure 33. I2C Bus AC Timing Diagram
Fall time of both SDA and SCL signals5
tI2CF
__
300
ns
Setup time for STOP condition
tI2PVKH
0.6
μs
Bus free time between a STOP and START condition
tI2KHDX
1.3
μs
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
× OV
DD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
× OV
DD
—V
Notes:
1. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I
2C timing (I2) with
respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to the high (H)
state or setup time. Also, tI2SXKL symbolizes I
2C timing (I2) for the time that the data with respect to the start condition (S)
goes invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH symbolizes I
2C
timing (I2) for the time that the data with respect to the stop condition (P) reaches the valid state (V) relative to the tI2C clock
reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
2. The device provides a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) to bridge
the undefined region of the falling edge of SCL.
3. The maximum tI2DVKH must be met only if the device does not stretch the LOW period (tI2CL) of the SCL signal.
4. CB = capacitance of one bus line in pF.
5.)The device does not follow the “I2C-BUS Specifications” version 2.1 regarding the tI2CF AC parameter.
Table 43. I2C AC Electrical Specifications (continued)
Parameter
Symbol1
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS
相關(guān)PDF資料
PDF描述
MPC8358ECZUADDE IC MPU PWRQUICC II 740-TBGA
MPC8358EVVAGDG IC MPU POWERQUICC II 740-TBGA
MPC8360EVVAJDGA IC MPU POWERQUICC II PRO 740TBGA
MPC8377CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8377EVRANG MPU POWERQUICC II PRO 689-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8349ECZUALDB 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MPC8349ECZUALFB 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MPC8349E-MDS 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 KIT FOR MPC8349E BDS RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC8349E-MDS-PB 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 PROCESSR BD MPC8349E RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC8349E-MDS-PBE 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 MPC8349E FAMILY ADS RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: